

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

-	
Details	
Product Status	Obsolete
Core Processor	MIPS32 ® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	33
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
/oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFTLA Exposed Pad
Supplier Device Package	44-VTLA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx230f256d-i-tl

TABLE 7: PIN NAMES FOR 36-PIN GENERAL PURPOSE DEVICES

36-PIN VTLA (TOP VIEW)(1,2,3,5)

PIC32MX110F016C PIC32MX120F032C PIC32MX130F064C PIC32MX150F128C

36

1

	T
Pin #	Full Pin Name
1	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2
2	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3
3	PGED4 ⁽⁴⁾ /AN6/RPC0/RC0
4	PGEC4 ⁽⁴⁾ /AN7/RPC1/RC1
5	VDD
6	Vss
7	OSC1/CLKI/RPA2/RA2
8	OSC2/CLKO/RPA3/PMA0/RA3
9	SOSCI/RPB4/RB4
10	SOSCO/RPA4/T1CK/CTED9/PMA1/RA4
11	RPC3/RC3
12	Vss
13	VDD
14	VDD
15	PGED3/RPB5/PMD7/RB5
16	PGEC3/RPB6/PMD6/RB6
17	TDI/RPB7/CTED3/PMD5/INT0/RB7
18	TCK/RPB8/SCL1/CTED10/PMD4/RB8

Pin#	Full Pin Name
19	TDO/RPB9/SDA1/CTED4/PMD3/RB9
20	RPC9/CTED7/RC9
21	Vss
22	VCAP
23	VDD
24	PGED2/RPB10/CTED11/PMD2/RB10
25	PGEC2/TMS/RPB11/PMD1/RB11
26	AN12/PMD0/RB12
27	AN11/RPB13/CTPLS/PMRD/RB13
28	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
29	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
30	AVss
31	AVDD
32	MCLR
33	VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0
34	VREF-/CVREF-/AN1/RPA1/CTED2/RA1
35	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0
36	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1

Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 11.3 "Peripheral Pin Select"** for restrictions.
- 2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: This pin function is not available on PIC32MX110F016C and PIC32MX120F032C devices.
- 5: Shaded pins are 5V tolerant.

TABLE 11: PIN NAMES FOR 44-PIN GENERAL PURPOSE DEVICES

44-PIN TQFP (TOP VIEW)(1,2,3,5)

PIC32MX110F016D PIC32MX120F032D PIC32MX130F064D PIC32MX130F256D PIC32MX150F128D PIC32MX170F256D

44

1

Pin #	Full Pin Name
1	RPB9/SDA1/CTED4/PMD3/RB9
2	RPC6/PMA1/RC6
3	RPC7/PMA0/RC7
4	RPC8/PMA5/RC8
5	RPC9/CTED7/PMA6/RC9
6	Vss
7	VCAP
8	PGED2/RPB10/CTED11/PMD2/RB10
9	PGEC2/RPB11/PMD1/RB11
10	AN12/PMD0/RB12
11	AN11/RPB13/CTPLS/PMRD/RB13
12	PGED4 ⁽⁴⁾ /TMS/PMA10/RA10
13	PGEC4 ⁽⁴⁾ /TCK/CTED8/PMA7/RA7
14	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
15	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
16	AVss
17	AVDD
18	MCLR
19	VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0
20	VREF-/CVREF-/AN1/RPA1/CTED2/RA1
21	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0
22	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1

Pin #	Full Pin Name
23	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2
24	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3
25	AN6/RPC0/RC0
26	AN7/RPC1/RC1
27	AN8/RPC2/PMA2/RC2
28	VDD
29	Vss
30	OSC1/CLKI/RPA2/RA2
31	OSC2/CLKO/RPA3/RA3
32	TDO/RPA8/PMA8/RA8
33	SOSCI/RPB4/RB4
34	SOSCO/RPA4/T1CK/CTED9/RA4
35	TDI/RPA9/PMA9/RA9
36	RPC3/RC3
37	RPC4/PMA4/RC4
38	RPC5/PMA3/RC5
39	Vss
40	VDD
41	PGED3/RPB5/PMD7/RB5
42	PGEC3/RPB6/PMD6/RB6
43	RPB7/CTED3/PMD5/INT0/RB7
44	RPB8/SCL1/CTED10/PMD4/RB8

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions

- 2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: This pin function is not available on PIC32MX110F016D and PIC32MX120F032D devices.
- 5: Shaded pins are 5V tolerant.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 3 or MPLAB REAL ICE $^{\text{TM}}$.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site:

- "Using MPLAB® ICD 3" (poster) (DS50001765)
- "MPLAB® ICD 3 Design Advisory" (DS50001764)
- "MPLAB[®] REAL ICE™ In-Circuit Debugger User's Guide" (DS50001616)
- "Using MPLAB® REAL ICE™ Emulator" (poster) (DS50001749)

2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.


Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.7 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.




FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX120/220 DEVICES (8 KB RAM, 32 KB FLASH)




FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX130/230 DEVICES (16 KB RAM, 64 KB FLASH)




FIGURE 4-5: MEMORY MAP ON RESET FOR PIC32MX170/270 DEVICES (64 KB RAM, 256 KB FLASH)

REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED)

```
bit 9-8
           IS01<1:0>: Interrupt Subpriority bits
           11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
           00 = Interrupt subpriority is 0
bit 7-5
           Unimplemented: Read as '0'
bit 4-2
           IP00<2:0>: Interrupt Priority bits
           111 = Interrupt priority is 7
           010 = Interrupt priority is 2
           001 = Interrupt priority is 1
           000 = Interrupt is disabled
bit 1-0
           IS00<1:0>: Interrupt Subpriority bits
           11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
           00 = Interrupt subpriority is 0
```

Note: This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 9-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	-	_	_	_	_
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 CHSDIE: Channel Source Done Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 22 CHSHIE: Channel Source Half Empty Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 21 CHDDIE: Channel Destination Done Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 20 **CHDHIE:** Channel Destination Half Full Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 19 CHBCIE: Channel Block Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 18 CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 17 CHTAIE: Channel Transfer Abort Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 16 CHERIE: Channel Address Error Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 15-8 Unimplemented: Read as '0'

bit 7 CHSDIF: Channel Source Done Interrupt Flag bit

1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)

0 = No interrupt is pending

bit 6 CHSHIF: Channel Source Half Empty Interrupt Flag bit

1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)

0 = No interrupt is pending

bit 5 CHDDIF: Channel Destination Done Interrupt Flag bit

1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)

0 = No interrupt is pending

13.0 TIMER2/3, TIMER4/5

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14.** "Timers" (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of PIC32 devices features four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous internal 16-bit timer
- · Synchronous internal 16-bit gated timer
- · Synchronous external 16-bit timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- · Synchronous internal 32-bit timer
- · Synchronous internal 32-bit gated timer
- · Synchronous external 32-bit timer

Note:


In this chapter, references to registers, TxCON, TMRx and PRx, use 'x' to represent Timer2 through Timer5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or Timer4 and 'y' represents Timer3 or Timer5.

13.1 Additional Supported Features

- · Selectable clock prescaler
- · Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 in 16-bit mode, Timer2/3 in 32-bit mode)
- Fast bit manipulation using CLR, SET and INV registers

Figure 13-1 and Figure 13-2 illustrate block diagrams of Timer2/3 and Timer4/5.

FIGURE 13-1: TIMER2-TIMER5 BLOCK DIAGRAM (16-BIT)



18.0 INTER-INTEGRATED CIRCUIT (I²C)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 24.** "InterIntegrated Circuit (I²C)" (DS60001116), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The I²C module provides complete hardware support for both Slave and Multi-Master modes of the I²C serial communication standard. Figure 18-1 illustrates the I²C module block diagram.

Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I²C module offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation; detects bus collision and arbitrates accordingly
- · Provides support for address bit masking

Figure 19-2 and Figure 19-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 19-2: UART RECEPTION





FIGURE 19-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



PIC32M	X1XX/2X	(X 28/3	6/44-PI	NFAM	ILY	
NOTES:						

25.1 CTMU Control Registers

TABLE 25-1: CTMU REGISTER MAP

ess		Bits																	
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	CTMUCON	31:16	EDG1MOD	EDG1POL		EDG1S	EL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG2S	SEL<3:0>		_	_	0000
A200	CIMUCON	15:0	ON	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			ITRIM•	<5:0>			IRNG	<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

REGISTER 27-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

- bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits
 - 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
 - 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
 - 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
 - 11 = PBCLK is SYSCLK divided by 8
 - 10 = PBCLK is SYSCLK divided by 4
 - 01 = PBCLK is SYSCLK divided by 2
 - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
 - 1 = CLKO output disabled
 - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
- bit 9-8 POSCMOD<1:0>: Primary Oscillator Configuration bits
 - 11 = Primary Oscillator is disabled
 - 10 = HS Oscillator mode is selected
 - 01 = XT Oscillator mode is selected
 - 00 = External Clock mode is selected
- bit 7 **IESO:** Internal External Switchover bit
 - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
 - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 Reserved: Write '1'
- bit 5 FSOSCEN: Secondary Oscillator Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- bit 4-3 **Reserved:** Write '1'
- bit 2-0 FNOSC<2:0>: Oscillator Selection bits
 - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
 - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
 - 010 = Primary Oscillator (XT. HS. EC)(1)
 - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
 - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX1XX/2XX 28/36/44-pin Family electrical characteristics for devices that operate at 40 MHz. Refer to **Section 31.0** "**50 MHz Electrical Characteristics**" for additional specifications for operations at higher frequency. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX1XX/2XX 28/36/44-pin Family devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	40°C to +105°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 2.3V$ (Note 3)	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	0.3V to +3.6V
Voltage on D+ or D- pin with respect to Vusb3v3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	300 mA
Maximum current into VDD pin(s) (Note 2)	300 mA
Maximum output current sunk by any I/O pin	15 mA
Maximum output current sourced by any I/O pin	15 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 2)	200 mA

- Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.

TABLE 30-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	ARACTER	RISTICS	Standard Opera stated) Operating tempe	erature -4	40°C ≤ Ta s	≤ +85°C	(unless otherwise C for Industrial C for V-temp
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O Pins with PMP	Vss	_	0.15 VDD	V	
		I/O Pins	Vss	_	0.2 VDD	V	
DI18		SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled (Note 4)
DI19		SDAx, SCLx	Vss	_	0.8	V	SMBus enabled (Note 4)
	VIH	Input High Voltage					
DI20		I/O Pins not 5V-tolerant ⁽⁵⁾	0.65 VDD	_	VDD	V	(Note 4,6)
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.25 VDD + 0.8V	_	5.5	V	(Note 4,6)
		I/O Pins 5V-tolerant(5)	0.65 VDD	_	5.5	V	
DI28		SDAx, SCLx	0.65 VDD	_	5.5	V	SMBus disabled (Note 4,6)
DI29		SDAx, SCLx	2.1	_	5.5	V	SMBus enabled, $2.3V \le VPIN \le 5.5$ (Note 4,6)
DI30	ICNPU	Change Notification Pull-up Current	_	_	-50	μА	VDD = 3.3V, VPIN = VSS (Note 3,6)
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	_	_	-50	μA	VDD = 3.3V, VPIN = VDD
	liL	Input Leakage Current (Note 3)					
DI50		I/O Ports	_	_	<u>+</u> 1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
DI51		Analog Input Pins	_	_	<u>+</u> 1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
DI55		MCLR ⁽²⁾	_	_	<u>+</u> 1	μΑ	$Vss \leq Vpin \leq Vdd$
DI56		OSC1	_	_	<u>+</u> 1	μΑ	$\label{eq:VSS} \begin{array}{l} \text{VSS} \leq \text{VPIN} \leq \text{VDD}, \\ \text{XT and HS modes} \end{array}$

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - **4:** This parameter is characterized, but not tested in manufacturing.
 - 5: See the "Pin Diagrams" section for the 5V-tolerant pins.
 - **6:** The Vih specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum Vih of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.

TABLE 30-39: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHA	ARACTER	STICS	(unless	-	e stated) ature -4	·0°C ≤ TA	3V to 3.6V ≤ +85°C for Industrial ≤ +105°C for V-temp
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
PM11	Twr	PMWR Pulse Width	_	1 Трв		_	_
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	_	2 ТРВ	_	_	_
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	_	1 Трв			_

Note 1: These parameters are characterized, but not tested in manufacturing.


TABLE 30-40: OTG ELECTRICAL SPECIFICATIONS


IABLE	ABLE 30-40: OTG ELECTRICAL SPECIFICATIONS										
AC CHA	RACTERIS	STICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp								
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions				
USB313	VUSB3V3	USB Voltage	3.0	_	3.6	V	Voltage on Vusb3v3 must be in this range for proper USB operation				
USB315	VILUSB	Input Low Voltage for USB Buffer	_	_	0.8	V	_				
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	_	V	_				
USB318	VDIFS	Differential Input Sensitivity	_		0.2	V	The difference between D+ and D- must exceed this value while VCM is met				
USB319	VCM	Differential Common Mode Range	0.8	_	2.5	V	_				
USB320	Zout	Driver Output Impedance	28.0	_	44.0	Ω	_				
USB321	Vol	Voltage Output Low	0.0	_	0.3	V	1.425 kΩ load connected to Vusb3v3				
USB322	Vон	Voltage Output High	2.8	_	3.6	V	1.425 kΩ load connected to ground				

Note 1: These parameters are characterized, but not tested in manufacturing.

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

Units		N	IILLIMETER	S		
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	Ν		36			
Number of Pins per Side	ND		10			
Number of Pins per Side	NE	8				
Pitch	е	0.50 BSC				
Overall Height	Α	0.80	0.90	1.00		
Standoff	A1	0.025	-	0.075		
Overall Width	Е		5.00 BSC			
Exposed Pad Width	E2	3.60	3.75	3.90		
Overall Length	О	5.00 BSC				
Exposed Pad Length	D2	3.60	3.75	3.90		
Contact Width	b	0.20	0.25	0.30		
Contact Length	L	0.20	0.25	0.30		
Contact-to-Exposed Pad	K	0.20	-	-		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

Revision E (October 2012)

All singular pin diagram occurrences of CVREF were changed to: CVREFOUT. In addition, minor text and formatting changes were incorporated throughout the document.

All major changes are referenced by their respective section in Table A-4.

TABLE A-4: MAJOR SECTION UPDATES

with Audio and Graphics Interfaces, USB, and Advanced Analog" 2.0 "Guidelines for Getting Started with 32-bit MCUs" 3.0 "CPU" Removed Section 2.8 "Configuration of Analog and Digital Pins During ICSP Operations". Removed references to GPR shadow registers in 3.1 "Features" and 3.2.1 "Execution Unit". 4.0 "Memory Organization" Updated the BRG bit range in the SPI1 and SPI2 Register Map (see Table 4-8). Added the PWP-6> bit to the Device Configuration Word Summary (see Table 4-17). 5.0 "Flash Program Memory" Added a note with Flash page size and row size information. Updated the PTPC<2:0> bit definitions (see Register 7-1). Updated the PTPCR3/DNX1X/2XX Family Clock Diagram (see Figure 8-1). Updated the PTPCR3/DNX1X/2XX Family Clock Diagram (see Figure 8-1). Updated the RODIV<14:0> bit definitions (see Register 8-3). 10.0 "USB On-The-Go (OTG)" Updated the Notes in the USB Interface Diagram (see Figure 10-1). Updated the baud rate range in the list of primary features. Receiver Transmitter (UART)" 26.0 "Special Features" Added the PWP-6> bit to the Device Configuration Word 0 (see Register 26-1). Added Note 2 to DC Temperature and Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (ICD) (see Table 29-4). Added Note 2 to Electrical Characteristics: BOR (see Table 29-12). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	TABLE A-4: MAJOR SECTION	
* "Operating Conditions" with Audio and Graphics Interfaces, USB, and Advanced Analog" 2.0 "Guidelines for Getting Started with 32-bit MCUs" 3.0 "CPU" Removed Section 2.8 "Configuration of Analog and Digital Pins During ICSP Operations". Removed references to GPR shadow registers in 3.1 "Features" and 3.2.1 "Execution Unit". 4.0 "Memory Organization" Updated the BRG bit range in the SPI1 and SPI2 Register Map (see Table 4-8). Added the PWP-6> bit to the Device Configuration Word Summary (see Table 4-17). 5.0 "Flash Program Memory" Added a note with Flash page size and row size information. Updated the FPC<2:0> bit definitions (see Register 7-1). Updated the FPCM2-10> bit definition (see Register 7-3). Updated the PC32MX1XX/2XX Family Clock Diagram (see Figure 8-1). Updated the RODIV-14:0> bit definitions (see Register 8-3). 10.0 "USB On-The-Go (OTG)" Updated the Notes in the USB Interface Diagram (see Figure 10-1). Updated the baud rate range in the list of primary features. Added the PWP-6> bit to the Device Configuration Word 0 (see Register 26-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-33). New chapter with electrical characteristics for 50 MHz devices.	Section	Update Description
Started with 32-bit MCUs" 3.0 "CPU" Removed references to GPR shadow registers in 3.1 "Features" and 3.2.1 "Execution Unit". 4.0 "Memory Organization" Updated the BRG bit range in the SPI1 and SPI2 Register Map (see Table 4-8). Added the PWP-6> bit to the Device Configuration Word Summary (see Table 4-17). 5.0 "Flash Program Memory" Added a note with Flash page size and row size information. Updated the IPCX-2:0> bit definitions (see Register 7-1). Updated the IPCX-3:10> bit definition (see Register 7-3). Updated the PICX-3:10> bit definition (see Register 7-3). Updated the PICX-3:10> bit definition (see Register 8-3). Updated the PICX-3:10> bit definitions (see Register 8-3). Updated the RODIV<14:0> bit definitions (see Register 8-3). Updated the Notes in the USB Interface Diagram (see Figure 10-1). 18.0 "Universal Asynchronous Receiver Transmitter (UART)" 26.0 "Special Features" Added the baud rate range in the list of primary features. Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	"32-bit Microcontrollers (up to 128 KB Flash and 32 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog"	"Operating Conditions"
3.2.1 "Execution Unit". 4.0 "Memory Organization" Updated the BRG bit range in the SPI1 and SPI2 Register Map (see Table 4-8). Added the PWP-6> bit to the Device Configuration Word Summary (see Table 4-17). 5.0 "Flash Program Memory" Added a note with Flash page size and row size information. 7.0 "Interrupt Controller" Updated the TPC<2:0> bit definitions (see Register 7-1). Updated the IPTMR<31:0> bit definition (see Register 7-3). 8.0 "Oscillator Configuration" Updated the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1). Updated the RODIV<14:0> bit definitions (see Register 8-3). 10.0 "USB On-The-Go (OTG)" Updated the Notes in the USB Interface Diagram (see Figure 10-1). 18.0 "Universal Asynchronous Receiver Transmitter (UART)" Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current ((Do) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 2 to Electrical Characteristics: BOR (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	2.0 "Guidelines for Getting Started with 32-bit MCUs"	
Added the PWP<6> bit to the Device Configuration Word Summary (see Table 4-17). 5.0 "Flash Program Memory" Added a note with Flash page size and row size information. 7.0 "Interrupt Controller" Updated the TPC<2:0> bit definitions (see Register 7-1). Updated the IPTMR<31:0> bit definition (see Register 7-3). 8.0 "Oscillator Configuration" Updated the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1). Updated the RODIV<14:0> bit definitions (see Register 8-3). 10.0 "USB On-The-Go (OTG)" Updated the Notes in the USB Interface Diagram (see Figure 10-1). 18.0 "Universal Asynchronous Receiver Transmitter (UART)" Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	3.0 "CPU"	
7.0 "Interrupt Controller" Updated the TPC<2:0> bit definitions (see Register 7-1). Updated the IPTMR<31:0> bit definition (see Register 7-3). 8.0 "Oscillator Configuration" Updated the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1). Updated the RODIV<14:0> bit definitions (see Register 8-3). 10.0 "USB On-The-Go (OTG)" Updated the Notes in the USB Interface Diagram (see Figure 10-1). 18.0 "Universal Asynchronous Receiver Transmitter (UART)" Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 2 to Electrical Characteristics: BOR (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	4.0 "Memory Organization"	
Updated the IPTMR<31:0> bit definition (see Register 7-3). 8.0 "Oscillator Configuration" Updated the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1). Updated the RODIV<14:0> bit definitions (see Register 8-3). 10.0 "USB On-The-Go (OTG)" Updated the Notes in the USB Interface Diagram (see Figure 10-1). 18.0 "Universal Asynchronous Receiver Transmitter (UART)" Added the baud rate range in the list of primary features. Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). 29.0 "Electrical Characteristics" Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	5.0 "Flash Program Memory"	Added a note with Flash page size and row size information.
8.0 "Oscillator Configuration" Updated the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1). Updated the RODIV<14:0> bit definitions (see Register 8-3). 10.0 "USB On-The-Go (OTG)" Updated the Notes in the USB Interface Diagram (see Figure 10-1). Updated the baud rate range in the list of primary features. Updated the baud rate range in the list of primary features. Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). 29.0 "Electrical Characteristics" Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	7.0 "Interrupt Controller"	Updated the TPC<2:0> bit definitions (see Register 7-1).
Updated the RODIV<14:0> bit definitions (see Register 8-3). 10.0 "USB On-The-Go (OTG)" Updated the Notes in the USB Interface Diagram (see Figure 10-1). 18.0 "Universal Asynchronous Receiver Transmitter (UART)" 26.0 "Special Features" Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.		Updated the IPTMR<31:0> bit definition (see Register 7-3).
10.0 "USB On-The-Go (OTG)" 18.0 "Universal Asynchronous Receiver Transmitter (UART)" 26.0 "Special Features" Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	8.0 "Oscillator Configuration"	Updated the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1).
18.0 "Universal Asynchronous Receiver Transmitter (UART)" 26.0 "Special Features" Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). 29.0 "Electrical Characteristics" Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.		Updated the RODIV<14:0> bit definitions (see Register 8-3).
Added the PWP<6> bit to the Device Configuration Word 0 (see Register 26-1). 29.0 "Electrical Characteristics" Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	10.0 "USB On-The-Go (OTG)"	Updated the Notes in the USB Interface Diagram (see Figure 10-1).
(see Register 26-1). 29.0 "Electrical Characteristics" Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1). Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the baud rate range in the list of primary features.
Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4). Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	26.0 "Special Features"	l ~
Updated the Conditions for parameter DC25 in DC Characteristics: Operating Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.	29.0 "Electrical Characteristics"	Added Note 1 to Operating MIPS vs. Voltage (see Table 29-1).
Current (IDD) (see Table 29-5). Added Note 2 to Electrical Characteristics: BOR (see Table 29-10). Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.		Added Note 2 to DC Temperature and Voltage Specifications (see Table 29-4).
Added Note 4 to Comparator Specifications (see Table 29-12). Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.		
Added Note 5 to ADC Module Specifications (see Table 29-32). Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices.		Added Note 2 to Electrical Characteristics: BOR (see Table 29-10).
Updated the 10-bit Conversion Rate Parameters and added Note 3 (see Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). New chapter with electrical characteristics for 50 MHz devices. Characteristics"		Added Note 4 to Comparator Specifications (see Table 29-12).
Table 29-33). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). 30.0 "50 MHz Electrical Characteristics" New chapter with electrical characteristics for 50 MHz devices.		Added Note 5 to ADC Module Specifications (see Table 29-32).
Table 29-34). Added Note 3 to CTMU Current Source Specifications (see Table 29-39). 30.0 "50 MHz Electrical Characteristics" New chapter with electrical characteristics for 50 MHz devices.		
30.0 "50 MHz Electrical New chapter with electrical characteristics for 50 MHz devices. Characteristics"		
Characteristics"		Added Note 3 to CTMU Current Source Specifications (see Table 29-39).
31.0 "Packaging Information" The 36-pin and 44-pin VTLA packages have been updated.	30.0 "50 MHz Electrical Characteristics"	New chapter with electrical characteristics for 50 MHz devices.
	31.0 "Packaging Information"	The 36-pin and 44-pin VTLA packages have been updated.

INDEX

AC Characteristics	Numerics		Core Exception Types	
A C Characteristics	50 MHz Electrical Characteristics301			
AC Characteristics	۸			
10-Bit Conversion Rate Parameters				
ADC Specifications				
Analog-e-D-Bytal Conversion Requirements 292 EJTAG Timing Requirements 300 Internal PRC Accuracy 271 Internal RC				
ELTAG Timing Requirements 300 Internal FRC Accuracy 271 Internal RC Accuracy 272 Internal RC Accuracy 272 Internal RC Accuracy 273 Internal RC Accuracy 274 Internal RC Accuracy 275 Internal RC Accuracy 276 Internal RC Accuracy 276 Internal RC Accuracy 277 Internal RC Accuracy 278 Internal RC Accuracy 279 Internal RC Accuracy 279 Internal RC Accuracy 270 Internal	·		Customer Support	
Internal FRC Accuracy			D	
Mineral RC Accuracy			DC and AC Characteristics	
OTG Electrical Specifications 298 Parallel Master Port Read Requirements 297 Parallel Master Port Read Requirements 298 Parallel Master Port Write Requirements 298 Parallel Master Port Write Requirements 298 Parallel Stave Port Requirements 298 Parallel Master Port Write Requirements 259 Power-Down Current (IPD) 262 Power-Down Current (IPD) 303 Development Support (IPD) 262 Power-Down Current (IPD) 303 Development Support (IPD) 262 Power-Down Current (IPD) 303 Development Support (IPD) 303 Development S				307
Parallel Master Port Note 295	•			
Parallel Master Port Write 298 Parallel Master Port Write Requirements 298 Parallel Master Port Write Requirements 298 Parallel Slave Port Requirements 298 Power-Down Current (IPD) 282 Power-Down Current (IPD) 282 Power-Down Current (IPD) 303 Power-Down Current (IPD) 304 Power-Down Current (IPD) 304 Power-Down Current (IPD) 304	•			
Parallel Master Port Write Requirements			·	•
Parallel Slave Port Requirements 256				
Part	•			
Analog-to-Digital Converter (ADC)				
DC Characteristics (50 MHz) 302				
Idle Current (IDLE)	Analog-to-Digital Converter (ADC)	209		
Power-Down Current (IPD) 303	Assembler		· · · · · · · · · · · · · · · · · · ·	
Development Support.	MPASM Assembler	254		
Direct Memory Access (DMA) Controller	D			
ADC Module. 209 Comparator I/O Operating Modes 219 Comparator Voltage Reference 223 Connections for On-Chip Voltage Regulator 250 Core and Peripheral Modules 19 CPU 33 CTMU Configurations 277 DMA. 83 I2C Circuit. 174 Input Capture 157 Interrupt Controller 57 Interrupt Controller 58 Reset System 59 RECC 199 RESET System 59 RECC 199 RESET System 55 RIMER 2/3/4/5 (16-Bit) 147 Typical Multiplexed Port Structure 157 UART 199 AND			· ··	
Comparator I/O Operating Modes			Direct Memory Access (DMA) Controller	03
Comparator Voltage Reference 223 Connections for On-Chip Voltage Regulator 250 Core and Peripheral Modules 19 CPU 33 CTMU Configurations 19 CPU 33 CTMU Configurations 277 DMA 83 12C Circuit 174 Input Capture 157 Interrupt Controller 63 JTAG Programming, Debugging and Trace Ports 250 Output Compare Module 611 PMP Pinout and Connections to External Devices 189 Reset System 279 Norther Module 143 Timer (2) 3/4/5 (16-Bit) 147 Typical Multiplexed Port Structure 127 UART 181 WDT and Power-up Timer 153 Brown-out Reset (BOR) and On-Chip Voltage Regulator 250 CC Compilers MPLAB C18 Comparator Module 219 Comparator Voltage Reference (CVref 223 Configuration Bit 239 Configuration Bit 239 Configuration Bit 230 CPU Architecture Overview 34 415 KB Flash) 40 PIC32/MX130/230 Devices (16 KB RAM, 25 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX130/230 Devices (21 KB RAM, 45 KB Flash) 40 PIC32/MX			E	
Comparator Voltage Reterence 225 Cone and Peripheral Modules 19 CPU 33 33 CTMU Configurations 19 CPU 33 33 CTMU Configurations 277 Time Measurement 227 DMA 83 12C Circuit 174 Input Capture 157 Interrupt Controller 63 JTAG Programming, Debugging and Trace Ports 250 Output Compare Module 165 Timer1 199 SPI Module 165 Timer1 199 SPI Module 165 Timer2/3/4/5 (16-Bit) 147 Typical Multiplexed Port Structure 127 UART 181 MDT and Power-up Timer 153 Brown-out Reset (BOR) and On-Chip Voltage Regulator 250 CC Compilers MPLAB C18 CC Comparator Voltage Regulator 260 CC Comparator Voltage Reference (CVref 223 Configuration Bit 239 Configuration Bit 239 Configuration Bit 239 Configuration Bit 230 CPU Architecture Overview 34 415 KB Flash) 40 PIC32MX130/230 Devices (16 KB RAM, 45 KB Flash) 40 PIC32MX130/230 Devices (16 K			Electrical Characteristics	257
Cornections Or N-chirp voltage Regulator 290 Core and Peripheral Modules 19 CPU 33 CTMU Configurations 227 DMA 83 I2C Circuit 174 Input Capture 157 Interrupt Controller 63 JTAG Programming, Debugging and Trace Ports 250 Output Compare Module 61 PMP Pinout and Connections to External Devices 89 Reset System 79 RTCC 199 SPI Module 165 Timer1 143 Timer2/3/4/5 (16-Bit) 147 Typical Multiplexed Port Structure 177 UART 181 WDT and Power-up Timer 153 Brown-out Reset (BOR) 3nd On-Chip Voltage Regulator 250 C C Compilers MPLAB C18 C C Compilers MPLAB C18 C C Compilers Specifications 267 C C Compilers Specifications 267 C C Compilers MPLAB C18 C C Compilers MPLAB C18 C C Compilers Specifications 267 C C Compilers Provided Regulator 279 Comparator Voltage Reference (CVref 223 Configurations 240 Cornigurations 277 C MPLAB C18 C C Configurations 277 Timer1 Timing Requirements 276 Timer2 (3, 4, 5 Timing Requirements 276 Timer2, 3, 4, 5 Timer2, 3, 4, 5 Timer2, 3, 4, 5				
External Clock Timer Timing Requirements 275 Timer Measurement 275 Timer Measurement 275 Timer Measurement 275 Timer 2,3,4,5 Timing Requirements 276 Timing Requirem				
CPU Configurations	·			
Time Measurement		33		275
Timing Requirements				
External Clock (50 MHz) Timing Requirements 304				
Input Capture			· ·	270
Interrupt Controller				304
Start Star	·			
Output Compare Module. 161 PMP Pinout and Connections to External Devices . 189 Reset System			F	
RTSP Operation			Flash Program Memory	53
Reset System	·			
RTCC			The second secon	
SPI Module	· · · · · · · · · · · · · · · · · · ·		I	
SPI Module 165 Parallel I/O (PIO) 128 Timer1 143 Write/Read Timing 128 Timer2/3/4/5 (16-Bit) 147 Input Change Notification 128 Typical Multiplexed Port Structure 127 Instruction Set 251 UART 181 Instruction Set 251 WDT and Power-up Timer 153 Inter-Integrated Circuit (I2C 173 Brown-out Reset (BOR) 165 Internal Voltage Reference Specifications 268 Brown-out Reset (BOR) 250 Internal Voltage Reference Specifications 268 Internal Voltage Reference Specifications 268 Internal Voltage Reference Specifications 268 C Compilers M M Memory Maps Memory Maps PIC32MX110/210 Devices (4 KB RAM, 16 KB Flash) 38 Comparator Specifications 267, 268 (8 KB RAM, 32 KB Flash) 39 Comparator Voltage Reference (CVref 223 (16 KB RAM, 256 KB Flash) 43 PIC32MX130/230 (16 KB RAM, 256 KB Flash) 43 PIC32MX130/230 Devices (16 KB RAM, 64 KB Flash) 40 PIC32MX150/250 Devices <t< td=""><td></td><td></td><td>I/O Ports</td><td> 127</td></t<>			I/O Ports	127
Timer1				
Imper 2/3/4/5 (16-Bit)			` ,	
Typical Multiplexed Port Structure	,			
UART	Typical Multiplexed Port Structure	127	. •	
## Internal Voltage Reference Specifications				
Internet Address 341 Internet Address 14	WDT and Power-up Timer	153		
C Compilers MPLAB C18	, ,			
C IRG, Vector and Bit Location 64 C C Compilers M MPLAB C18 254 Charge Time Measurement Unit. See CTMU. Memory Maps Clock Diagram 74 Comparator (4 KB RAM, 16 KB Flash) 38 PIC32MX120/220 Devices (8 KB RAM, 32 KB Flash) 39 Comparator Voltage Reference (CVref 223 (16 KB RAM, 256 KB Flash) 43 PIC32MX130/230 (16 KB RAM, 64 KB Flash) 43 PIC32MX130/230 Devices (16 KB RAM, 64 KB Flash) 40 PIC32MX150/250 Devices (32 KB RAM, 128 KB Flash) 41	and On-Chip Voltage Regulator	250	Interrupt Controller	63
C Compilers MPLAB C18	C			
MPLAB C18 254 Charge Time Measurement Unit. See CTMU. Memory Maps Clock Diagram 74 (4 KB RAM, 16 KB Flash) 38 Comparator PIC32MX120/220 Devices 38 Specifications 267, 268 (8 KB RAM, 32 KB Flash) 39 Comparator Module 219 PIC32MX130/230 39 Comparator Voltage Reference (CVref 223 (16 KB RAM, 256 KB Flash) 43 Configuration Bit 239 PIC32MX130/230 Devices 39 Configuring Analog Port Pins 128 (16 KB RAM, 64 KB Flash) 40 CPU PIC32MX150/250 Devices Architecture Overview 34 (32 KB RAM, 128 KB Flash) 41				
Charge Time Measurement Unit. See CTMU. Memory Maps Clock Diagram 74 (4 KB RAM, 16 KB Flash) 38 Comparator PIC32MX120/220 Devices 38 Specifications 267, 268 (8 KB RAM, 32 KB Flash) 39 Comparator Module 219 PIC32MX130/230 39 Comparator Voltage Reference (CVref 223 (16 KB RAM, 256 KB Flash) 43 Configuration Bit 239 PIC32MX130/230 Devices (16 KB RAM, 64 KB Flash) 40 CPU PIC32MX150/250 Devices Architecture Overview 34 (32 KB RAM, 128 KB Flash) 41	•	054	M	
Clock Diagram 74 (4 KB RAM, 16 KB Flash) 38 Comparator Specifications 267, 268 (8 KB RAM, 32 KB Flash) 39 Comparator Module 219 PIC32MX120/220 Devices 39 Comparator Voltage Reference (CVref 223 (16 KB RAM, 256 KB Flash) 43 Configuration Bit 239 PIC32MX130/230 Devices 43 Configuring Analog Port Pins 128 (16 KB RAM, 64 KB Flash) 40 CPU PIC32MX150/250 Devices Architecture Overview 34 (32 KB RAM, 128 KB Flash) 41		254	Memory Maps	
Clock Diagram /4 (4 KB RAM, 16 KB Flash) 38 Comparator Specifications 267, 268 PIC32MX120/220 Devices Comparator Module 219 (8 KB RAM, 32 KB Flash) 39 Comparator Voltage Reference (CVref 223 (16 KB RAM, 256 KB Flash) 43 Configuration Bit 239 PIC32MX130/230 Devices Configuring Analog Port Pins 128 (16 KB RAM, 64 KB Flash) 40 CPU PIC32MX150/250 Devices Architecture Overview 34 (32 KB RAM, 128 KB Flash) 41	•		PIC32MX110/210 Devices	
Comparator Specifications 267, 268 267, 268 (8 KB RAM, 32 KB Flash) 39	•	74		38
Comparator Module 219 (6 KB RAM, 32 KB Flash) 39 Comparator Voltage Reference (CVref 223 (16 KB RAM, 256 KB Flash) 43 Configuration Bit 239 PIC32MX130/230 Devices Configuring Analog Port Pins 128 (16 KB RAM, 64 KB Flash) 40 CPU PIC32MX150/250 Devices Architecture Overview 34 (32 KB RAM, 128 KB Flash) 41	·			
Comparator Module	•	-	(8 KB RAM, 32 KB Flash)	39
Comparator Voltage Reference (CVref				
Configuration Bit				43
Configuring Analog Port Pins				
Architecture Overview		128		40
Architecture Overview		0.1		
				41
Coprocessor 0 Registers	Coprocessor U Registers	35		