



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detuils	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	19
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f128b-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


PIC32MX1XX/2XX 28/36/44-PIN FAMILY

2.8.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32_OSC2_Pin Capacitance = ~4-5 pF
- COUT = PIC32_OSC1_Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION




The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator. The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.
- Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

2.8.1.1 Additional Microchip References

- AN588 "PICmicro[®] Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849 "Basic PICmicro[®] Oscillator Design"



PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	—	_	_	—	_	—	_	—					
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	—	—	_	—	_	—	—	—					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0					
15:8	BMXDUDBA<15:8>												
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
7:0				BMXDU	DBA<7:0>								

REGISTER 4-3: BMXDUDBA: DATA RAM USER DATA BASE ADDRESS REGISTER

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUDBA<15:10>: DRM User Data Base Address bits

When non-zero, the value selects the relative base address for User mode data space in RAM, the value must be greater than BMXDKPBA.

bit 9-0 BMXDUDBA<9:0>: Read-Only bits This value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

Bit Range	Bit 31/23/15/7			Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	_	_	_	_	_		-	—	
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	_	_	_	_	_		-	—	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0	
15:8		_	—	-	_	_	CMR	VREGS	
7.0	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS	
7:0	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR ⁽¹⁾	POR ⁽¹⁾	

REGISTER 6-1: RCON: RESET CONTROL REGISTER

Legend:	HS = Set by hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-10 Unimplemented: Read as '0'

bit 9	CMR: Configuration Mismatch Reset Flag bit
	1 = Configuration mismatch Reset has occurred
	0 = Configuration mismatch Reset has not occurred
bit 8	VREGS: Voltage Regulator Standby Enable bit
	1 = Regulator is enabled and is on during Sleep mode
	0 = Regulator is disabled and is off during Sleep mode
bit 7	EXTR: External Reset (MCLR) Pin Flag bit
	1 = Master Clear (pin) Reset has occurred
	0 = Master Clear (pin) Reset has not occurred
bit 6	SWR: Software Reset Flag bit
	1 = Software Reset was executed
	0 = Software Reset as not executed
bit 5	Unimplemented: Read as '0'
bit 4	WDTO: Watchdog Timer Time-out Flag bit
	1 = WDT Time-out has occurred
	0 = WDT Time-out has not occurred
bit 3	SLEEP: Wake From Sleep Flag bit
	1 = Device was in Sleep mode
	0 = Device was not in Sleep mode
bit 2	IDLE: Wake From Idle Flag bit
	1 = Device was in Idle mode
	0 = Device was not in Idle mode
bit 1	BOR: Brown-out Reset Flag bit ⁽¹⁾
	1 = Brown-out Reset has occurred
	0 = Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit ⁽¹⁾
	1 = Power-on Reset has occurred
	0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view next detection.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	—	—	_	—	_	—	_	—					
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	—	—	_	—	_	—	_	—					
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
10.0	_	—	_	—	_	—	_	—					
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	W-0, HC					
7:0	—	—	—	—	_	—	—	SWRST ⁽¹⁾					

REGISTER 6-2: RSWRST: SOFTWARE RESET REGISTER

Legend:	HC = Cleared by hardwa	ire				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-1 Unimplemented: Read as '0'

- bit 0 SWRST: Software Reset Trigger bit⁽¹⁾ 1 = Enable Software Reset event
 - 0 = No effect
- Note 1: The system unlock sequence must be performed before the SWRST bit is written. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	—	—	_	—	_	—	_	_					
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16		_		_	_		_						
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8	CHCSIZ<15:8>												
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0				CHCSIZ	<7:0>								

REGISTER 9-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell Size bits

1111111111111111 = 65,535 bytes transferred on an event

REGISTER 9-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	_	—	—	—	_	—	—	—					
22:16	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0					
23:16	—	—	—	—	—	—	—	—					
45.0	R-0	R-0	R-0	R-0	R-0 R-0		R-0	R-0					
15:8	CHCPTR<15:8>												
7:0	R-0	R-0	R-0 R-0 F		R-0	R-0	R-0	R-0					
7:0				CHCPTF	R<7:0>								

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

TABLE 10-1: USB REGISTER MAP (CONTINUED)

ess				Bits															
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	31:16	_	—	—	—	—	—	_	—		_	—	—	—	_	—	—	0000	
5390	UIEF9	15:0			—	—	—	—	_	—			—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5240		31:16	_	—	_	_			_	—	_	_	_	—	_	_	—	_	0000
53A0 U1EP10	UIEPIU	15:0		_	_	-	_	_	_	-	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0	U1EP11	31:16		—	_	-	-	_	—	—	—	_	—	—	—	_	_	—	0000
53BU	UIEPII	15:0	_	—	_	_			_	—	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16		—	_	-	-	_	—	—	—	_	—	—	—	_	_	—	0000
5500	UIEFIZ	15:0		—	_	-	-	_	—	—	—	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53D0	U1EP13	31:16		—	_	-	-	_	—	—	—	_	—	—	—	_	_	—	0000
5500	UIEF 13	15:0		—	_	-	-	_	—	—	—	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16		_	_		-	_	_	_	_	_	_	_	_	_	_	_	0000
53E0 U1EP14	UTEP14	15:0	_	_	_		_		_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16	_	_	_		_		_	_		_	_	—	_	_	_	_	0000
53F0	U1EP15	15:0	_	_	_	_	_	_	_	—			_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET and INV registers.

4: Reset value for this bit is undefined.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	_	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	_	_	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	_	_	_	—	—	—	—
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF ⁽²⁾	IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	URSTIF ⁽⁵⁾
	STALLIF		INE SOMEIFY /			JOFIE		DETACHIF ⁽⁶⁾

REGISTER 10-6: U1IR: USB INTERRUPT REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settat	ble bit
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7	STALLIF: STALL Handshake Interrupt bit 1 = In Host mode a STALL handshake was received during the handshake phase of the transaction In Device mode a STALL handshake was transmitted during the handshake phase of the transaction 0 = STALL handshake has not been sent
bit 6	ATTACHIF: Peripheral Attach Interrupt bit ⁽¹⁾ 1 = Peripheral attachment was detected by the USB module 0 = Peripheral attachment was not detected
bit 5	RESUMEIF: Resume Interrupt bit ⁽²⁾ 1 = K-State is observed on the D+ or D- pin for 2.5 μs 0 = K-State is not observed
bit 4	IDLEIF: Idle Detect Interrupt bit 1 = Idle condition detected (constant Idle state of 3 ms or more) 0 = No Idle condition detected
bit 3	TRNIF: Token Processing Complete Interrupt bit ⁽³⁾ 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information 0 = Processing of current token not complete
bit 2	SOFIF: SOF Token Interrupt bit 1 = SOF token received by the peripheral or the SOF threshold reached by the host 0 = SOF token was not received nor threshold reached
bit 1	UERRIF : USB Error Condition Interrupt bit ⁽⁴⁾ 1 = Unmasked error condition has occurred 0 = Unmasked error condition has not occurred
bit 0	<pre>URSTIF: USB Reset Interrupt bit (Device mode)⁽⁵⁾ 1 = Valid USB Reset has occurred 0 = No USB Reset has occurred DETACHIF: USB Detach Interrupt bit (Host mode)⁽⁶⁾ 1 = Peripheral detachment was detected by the USB module 0 = Peripheral detachment was not detected</pre>
3 2 5	 This bit is valid only if the HOSTEN bit is set (see Register 10-11), there is no activity on the USB for 2.5 µs, and the current bus state is not SE0. When not in Suspend mode, this interrupt should be disabled. Clearing this bit will cause the STAT FIFO to advance. Only error conditions enabled through the U1EIE register will set this bit. Device mode. Host mode.

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	_	—	-	—	-	—	—	—	
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	-	_		—	-			—	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15.0	_	—	_	—	-	—	—	—	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				BDTPTR	H<23:16>				

REGISTER 10-18: U1BDTP2: USB BUFFER DESCRIPTOR TABLE PAGE 2 REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRH<23:16>:** Buffer Descriptor Table Base Address bits This 8-bit value provides address bits 23 through 16 of the Buffer Descriptor Table base address, which defines the starting location of the Buffer Descriptor Table in system memory. The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

REGIOT	LEGISTER 10-13. UTBUTFS. USB BUTTER DESCRIPTOR TABLE FAGE S REGISTER										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	—			_	_	—	—			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_						_	_			
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15.0	—	_				-	—	—			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				BDTPTR	U<31:24>						

REGISTER 10-19: U1BDTP3: USB BUFFER DESCRIPTOR TABLE PAGE 3 REGISTER

Legend:					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRU<31:24>:** Buffer Descriptor Table Base Address bits This 8-bit value provides address bits 31 through 24 of the Buffer Descriptor Table base address, defines the starting location of the Buffer Descriptor Table in system memory. The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

11.4 Ports Control Registers

TABLE 11-3: PORTA REGISTER MAP

ess		0								Bits	6								6
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	ANSELA	31:16	_	—	—	—	_	_	_	_	—			_	_	—	—	_	0000
		15:0	_	—	—	—	—	-			—	_	—	—	_	_	ANSA1	ANSA0	0003
6010	TRISA	31:16	_	—	—	—	—	—			—	_	—		—	_	_	—	0000
0010		15:0	—	—	—	—	_	TRISA10 ⁽²⁾	TRISA9 ⁽²⁾	TRISA8 ⁽²⁾	TRISA7 ⁽²⁾	_	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	079F
6020	PORTA	31:16	—	—	—	—	_	—	—	_	—	_	—						0000
0020		15:0	—	—	—	—	_	RA10 ⁽²⁾	RA9 ⁽²⁾	RA8 ⁽²⁾	RA7 ⁽²⁾	_	—	RA4	RA3	RA2	RA1	RA0	xxxx
6030	LATA	31:16	_	—	—	—	_		_	_	—	—	—	_	_	_		_	0000
0000		15:0	—	—	—	—	—	LATA10 ⁽²⁾	LATA9 ⁽²⁾	LATA8 ⁽²⁾	LATA7 ⁽²⁾	—	—	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
6040	ODCA	31:16	—	—	—	—	—	—		_	—	—	—	—		—			0000
0040	ODOA	15:0	—	—	—	—	—	ODCA10 ⁽²⁾	ODCA9 ⁽²⁾	ODCA8 ⁽²⁾	ODCA7 ⁽²⁾	—	—	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000
6050	CNPUA	31:16	—	—	—	—	—	—	_	_	—	—	—	—		—			0000
0030	CINFUA	15:0	_	_	—	—	_	CNPUA10 ⁽²⁾	CNPUA9 ⁽²⁾	CNPUA8 ⁽²⁾	CNPUA7 ⁽²⁾	_	—	CNPUA4	CNPUA3	CNPUA2	CNPUA1	CNPUA0	0000
6060	CNPDA	31:16	—	—	—	—		_				—	—			—			0000
0000	CINFDA	15:0	_	_	—	—	_	CNPDA10 ⁽²⁾	CNPDA9 ⁽²⁾	CNPDA8 ⁽²⁾	CNPDA7 ⁽²⁾	_	—	CNPDA4	CNPDA3	CNPDA2	CNPDA1	CNPDA0	0000
6070	CNCONA	31:16	—	—	—	—		_		_	_	—	—			—			0000
0070	CINCONA	15:0	ON	—	SIDL	—	_	_	_	_	—	_	_	_	—	—	—	—	0000
6080	CNENA	31:16	_	—	—	—	_	_	_	_	—	_	—	—	_	_	_	_	0000
0000	CINEINA	15:0	_	_	—	—		CNIEA10 ⁽²⁾	CNIEA9 ⁽²⁾	CNIEA8 ⁽²⁾	CNIEA7 ⁽²⁾			CNIEA4	CNIEA3	CNIEA2	CNIEA1	CNIEA0	0000
6000	CNISTATA	31:16	_	_	—	—					_		_			—	_		0000
0090	CNSTATA	15:0	_	_	—	—		CNSTATA10 ⁽²⁾	CNSTATA9(2)	CNSTATA8 ⁽²⁾	CNSTATA7 ⁽²⁾			CNSTATA4	CNSTATA3	CNSTATA2	CNSTATA1	CNSTATA0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

2: This bit is only available on 44-pin devices.

13.0 TIMER2/3, TIMER4/5

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of PIC32 devices features four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- Synchronous internal 16-bit timer
- Synchronous internal 16-bit gated timer
- · Synchronous external 16-bit timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- Synchronous internal 32-bit timer
- · Synchronous internal 32-bit gated timer
- Synchronous external 32-bit timer


Note:	In this chapter, references to registers,
	TxCON, TMRx and PRx, use 'x' to
	represent Timer2 through Timer5 in 16-bit
	modes. In 32-bit modes, 'x' represents
	Timer2 or Timer4 and 'y' represents
	Timer3 or Timer5.

13.1 Additional Supported Features

- · Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 in 16-bit mode, Timer2/3 in 32-bit mode)
- Fast bit manipulation using CLR, SET and INV registers

Figure 13-1 and Figure 13-2 illustrate block diagrams of Timer2/3 and Timer4/5.

FIGURE 13-1: TIMER2-TIMER5 BLOCK DIAGRAM (16-BIT)



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FRMCNT<2:0>				
00.40	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
23:16	MCLKSEL ⁽²⁾	—		—	—		SPIFE	ENHBUF ⁽²⁾		
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	ON ⁽¹⁾	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE ⁽³⁾		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	SSEN	CKP ⁽⁴⁾	MSTEN	DISSDI	STXISE	L<1:0>	SRXIS	EL<1:0>		

REGISTER 17-1: SPIxCON: SPI CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	ed bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31 FRMEN: Framed SPI Support bit

- 1 = Framed SPI support is enabled (SSx pin used as FSYNC input/output)
 0 = Framed SPI support is disabled
- bit 30 **FRMSYNC:** Frame Sync Pulse Direction Control on <u>SSx</u> pin bit (Framed SPI mode only)
 - 1 = Frame sync pulse input (Slave mode)
 - 0 = Frame sync pulse output (Master mode)
- bit 29 FRMPOL: Frame Sync Polarity bit (Framed SPI mode only)
 - 1 = Frame pulse is active-high
 - 0 = Frame pulse is active-low
- bit 28 MSSEN: Master Mode Slave Select Enable bit
 - 1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.
 - 0 = Slave select SPI support is disabled.
- bit 27 FRMSYPW: Frame Sync Pulse Width bit
 - 1 = Frame sync pulse is one character wide
 - 0 = Frame sync pulse is one clock wide
- bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode.
 - 111 = Reserved; do not use
 - 110 = Reserved; do not use
 - 101 = Generate a frame sync pulse on every 32 data characters
 - 100 = Generate a frame sync pulse on every 16 data characters
 - 011 = Generate a frame sync pulse on every 8 data characters
 - 010 = Generate a frame sync pulse on every 4 data characters
 - 001 = Generate a frame sync pulse on every 2 data characters
 - 000 = Generate a frame sync pulse on every data character
- bit 23 MCLKSEL: Master Clock Enable bit⁽²⁾
 - 1 = REFCLK is used by the Baud Rate Generator
 - 0 = PBCLK is used by the Baud Rate Generator
- bit 22-18 Unimplemented: Read as '0'
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit can only be written when the ON bit = 0.
 - **3:** This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
 - 4: When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24			_	_	_	-	_	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	_	-	-	_	_	—
45.0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	BUSY	IRQM	<1:0>	INCM<1:0>		_	MODE	<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAITB	<1:0> (1)	WAITM<3:0> ⁽¹⁾				WAITE<1:0>(1)	

REGISTER 20-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

3				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 **BUSY:** Busy bit (Master mode only)
 - 1 = Port is busy
 - 0 = Port is not busy

bit 14-13 IRQM<1:0>: Interrupt Request Mode bits

- 11 = Reserved, do not use
- 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
- 01 = Interrupt generated at the end of the read/write cycle
- 00 = No Interrupt generated

bit 12-11 INCM<1:0>: Increment Mode bits

- 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
- 10 = Decrement ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾
- 01 = Increment ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾
- 00 = No increment or decrement of address
- bit 10 Unimplemented: Read as '0'
- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMA<x:0>, and PMD<7:0>)
 - 10 = Master mode 2 (PMCS1, PMRD, PMWR, PMA<x:0>, and PMD<7:0>)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS1, PMD<7:0>, and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, and PMD<7:0>)
- bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾
 - 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
 - 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
 - 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
 - 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)

bit 5-2 WAITM<3:0>: Data Read/Write Strobe Wait States bits⁽¹⁾

- 1111 = Wait of 16 Трв •
- . 0001 = Wait of 2 Трв 0000 = Wait of 1 Трв (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
 - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

22.1 **ADC Control Registers**

TABLE 22-1: ADC REGISTER MAP

$ \frac{5}{900} = \frac{1}{150} = 1$	ess										Bi	ts								
900 ADICONI(***) 31:16 -	Virtual Addr (BF80_#)		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
150 ON - SIDL - - ONM SIRC20> CRRSM - AM SMM		AD1CON1(1)	31:16	_	—	_				_	—	_		—	—	—	—	_	—	0000
9010 ADICONUN 15.0 VCFG<2.0> OFFCAL — CSCNA — — BUFS — SMPI<3:0> BUFM A 9020 ADICON301 31:16 — DC ADC ADC AD	9000	ADICONIC	15:0	ON	_	SIDL	—	_	-	ORM<2:0>	>	;	SSRC<2:0>	>	CLRASAM	_	ASAM	SAMP	DONE	0000
Image: constraint of the	9010				—			—	—	_	—	—	_		—	—	—	_		0000
9020 ADICON3 15:0 ADRC - - - CHOSR ADCS<7:0> CHOSR ADCS<7:0> 9040 ADICHS(1) 11:6 - <td>5010</td> <td></td> <td></td> <td>,</td> <td>VCFG<2:0></td> <td></td> <td>OFFCAL</td> <td>—</td> <td>CSCNA</td> <td>—</td> <td>—</td> <td>BUFS</td> <td>—</td> <td></td> <td>SMPI</td> <td><3:0></td> <td></td> <td>BUFM</td> <td>ALTS</td> <td>0000</td>	5010			,	VCFG<2:0>		OFFCAL	—	CSCNA	—	—	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
Image: Normal and the state of the	9020	AD1CON3(1)		—	—	_			—		—	—	—			—		—	—	0000
9040 AD1CHSIVI 15.0 Image: Constraint of the	0020			-	—	—		Ś							ADCS	\$<7:0>				0000
Image: 100 mining of the second of	9040	AD1CHS ⁽¹⁾		CH0NB	_	_	—		CH0SE	3<3:0>		CH0NA	_	_			CH0S/	4<3:0>		0000
9050 AD1CSSL® 15.0 CSSL15 CSSL14 CSSL13 CSSL12 CSSL11 CSSL10 CSSL8 CSSL7 CSSL6 CSSL6 CSSL4 CSSL3 CSSL2 CSSL1 CSSL1 CSSL3 CSSL3 CSSL3 CSSL3 CSSL3 CSSL1 CSSL1 CSSL1 CSSL1 CSSL3				_	_		—	_	—	_	—	_	_	_		—	_		—	0000
International conduction Status Cost 13 Cost 13 Cost 13 Cost 13 Cost 13 Cost 13 Cost 14	9050	AD1CSSL ⁽¹⁾			—	—	_	_	—		—				—	—			—	0000
9070 ADC1BUF0 15:0 ADC Result Word 0 (ADC1BUF0<31:0>) 9080 ADC1BUF2 31:16 ADC Result Word 1 (ADC1BUF1<31:0>) 9090 ADC1BUF2 31:16 ADC Result Word 2 (ADC1BUF2<31:0>) 9000 ADC1BUF3 31:16 ADC Result Word 2 (ADC1BUF3<31:0>) 9000 ADC1BUF4 31:16 ADC Result Word 3 (ADC1BUF3<31:0>) 9000 ADC1BUF4 31:16 ADC Result Word 4 (ADC1BUF4<31:0>) 9000 ADC1BUF5 31:16 ADC Result Word 5 (ADC1BUF4<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF4<31:0>) 9000 ADC1BUF5 31:16 ADC Result Word 6 (ADC1BUF4<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 7 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 8 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 8 (ADC1BUF7<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) 9010 ADC1BUF6				CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
15:0 15:0 9080 ADC1BUF1 15:0 9090 ADC1BUF2 31:16 15:0 ADC Result Word 2 (ADC1BUF2<31:0>) 9040 ADC1BUF3 31:16 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 9080 ADC1BUF3 31:16 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 9080 ADC1BUF4 15:0 9080 ADC1BUF5 31:16 9080 ADC1BUF6 31:16 9080 ADC1BUF6 31:16 9080 ADC1BUF6 31:16 90800 ADC1BUF8 31:16 <td>9070</td> <td>ADC1BUF0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>ADC Res</td> <td>sult Word 0</td> <td>(ADC1BUF</td> <td>0<31:0>)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	9070	ADC1BUF0								ADC Res	sult Word 0	(ADC1BUF	0<31:0>)							0000
9080 ADC1BUF1 15:0 ADC Result Word 1 (ADC1BUF1 ADC Result Word 2 (ADC1BUF2 ADC 9090 ADC1BUF2 31:16 ADC Result Word 2 (ADC1BUF2 ADC ADC <td></td> <td>(</td> <td>,</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>												(,							0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	9080	ADC1BUF1								ADC Res	sult Word 1	(ADC1BUF	1<31:0>)							0000
9090 ADC18UF2 15.0 ADC Result Word 2 (ADC18UF2<31:0>) 90A0 ADC18UF3 31:16 15:0 ADC Result Word 3 (ADC18UF3<31:0>) 90B0 ADC18UF4 31:16 15:0 ADC Result Word 4 (ADC18UF4<31:0>) 90C0 ADC18UF3 31:16 15:0 ADC Result Word 5 (ADC18UF5<31:0>) 90C0 ADC18UF4 15:0 ADC Result Word 6 (ADC18UF5<31:0>) 90C0 ADC18UF5 31:16 15:0 ADC Result Word 6 (ADC18UF6<31:0>) 90E0 ADC18UF7 31:16 15:0 ADC Result Word 7 (ADC18UF7<31:0>) 90E0 ADC18UF7 31:16 15:0 ADC Result Word 8 (ADC18UF7<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 8 (ADC18UF8<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 8 (ADC18UF8<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 9 (ADC18UF9<31:0>) 90F0 ADC18UF9 31:16 15:0 ADC Result Word 9 (ADC18UF9<31:0>)												`	,							0000
$\frac{15:0}{900} = \frac{15:0}{15:0} = \frac{15:0}{15:0} = ADC \operatorname{Result Word 3 (ADC1BUF3<31:0>)} ADC \operatorname{Result Word 4 (ADC1BUF4<31:0>)} ADC \operatorname{Result Word 4 (ADC1BUF4<31:0>)} ADC \operatorname{Result Word 5 (ADC1BUF5<31:0>)} ADC \operatorname{Result Word 5 (ADC1BUF5<31:0>)} ADC \operatorname{Result Word 6 (ADC1BUF5<31:0>)} ADC \operatorname{Result Word 6 (ADC1BUF6<31:0>)} ADC \operatorname{Result Word 6 (ADC1BUF6<31:0>)} ADC \operatorname{Result Word 7 (ADC1BUF6<31:0>)} ADC \operatorname{Result Word 7 (ADC1BUF7<31:0>)} ADC \operatorname{Result Word 8 (ADC1BUF7<31:0>)} ADC \operatorname{Result Word 8 (ADC1BUF8<31:0>)} ADC \operatorname{Result Word 9 (ADC1BUF9<31:0>)} ADC Result Word 9 ($	9090	ADC1BUF2								ADC Res	sult Word 2	(ADC1BUF	2<31:0>)							0000
90A0 ADC1BUF3 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 90B0 ADC1BUF4 31:16 ADC Result Word 4 (ADC1BUF4<31:0>) 90C0 ADC1BUF5 31:16 ADC Result Word 5 (ADC1BUF5<31:0>) 90C0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 90F0 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 90F0 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF8<31:0>)													/							0000
$\frac{15:0}{90B0} \frac{ADC1BUF4}{ADC1BUF4} \frac{\frac{31:16}{15:0}}{\frac{15:0}{15:0}} ADC Result Word 4 (ADC1BUF4<31:0>)}$ $\frac{ADC1BUF5}{\frac{31:16}{15:0}} ADC Result Word 5 (ADC1BUF5<31:0>)}$ $\frac{ADC1BUF6}{\frac{15:0}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 6 (ADC1BUF6<31:0>)}$ $\frac{ADC1BUF7}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 7 (ADC1BUF7<31:0>)}$ $\frac{ADC1BUF8}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 8 (ADC1BUF8<31:0>)}$ $\frac{ADC1BUF8}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 8 (ADC1BUF8<31:0>)}$	90A0	ADC1BUF3								ADC Res	sult Word 3	(ADC1BUF	3<31:0>)							0000
90B0 ADC1BUF4 15:0 ADC Result Word 4 (ADC1BUF4<31:0>) 90C0 ADC1BUF5 31:16 15:0 ADC Result Word 5 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 9 (ADC1BUF8<31:0>) 9100 ADC1BUF8 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>)													,							0000
$\frac{15:0}{90C0} = \frac{15:0}{4DC1BUF5} = \frac{31:16}{15:0} = ADC Result Word 5 (ADC1BUF5<31:0>)$ $\frac{90D0}{15:0} = ADC1BUF6 = \frac{31:16}{15:0} = ADC Result Word 6 (ADC1BUF6<31:0>)$ $\frac{90E0}{15:0} = ADC1BUF7 = \frac{31:16}{15:0} = ADC Result Word 7 (ADC1BUF7<31:0>)$ $\frac{90F0}{15:0} = ADC1BUF8 = \frac{31:16}{15:0} = ADC Result Word 8 (ADC1BUF8<31:0>)$ $\frac{90F0}{15:0} = ADC1BUF8 = \frac{31:16}{15:0} = ADC Result Word 9 (ADC1BUF8<31:0>)$	90B0	ADC1BUF4								ADC Res	sult Word 4	(ADC1BUF	4<31:0>)							0000
90C0 ADC1BUF5 15:0 ADC Result Word 5 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF8 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)												`	,							0000
90D0 ADC1BUF6 31:16 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>)	90C0	ADC1BUF5								ADC Res	sult Word 5	(ADC1BUF	5<31:0>)							0000
90D0 ADC 1BUF6 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)													,							0000
15:0 ADC 18UF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)	90D0	ADC1BUF6								ADC Res	sult Word 6	(ADC1BUF	6<31:0>)							0000
90E0 ADC1BUF7 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)													,							0000
90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>)	90E0	ADC1BUF7								ADC Res	sult Word 7	(ADC1BUF	7<31:0>)							0000
90F0 ADC1BUF8 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)													,							0000
9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>)	90F0	ADC1BUF8								ADC Res	sult Word 8	(ADC1BUF	8<31:0>)							0000
Image: 9100 ADC 18UF9 15:0 ADC Result Word 9 (ADC18UF9<31:0>) 31:16												`	,							0000
	9100	ADC1BUF9								ADC Res	sult Word 9	(ADC1BUF	9<31:0>)							0000
											-		,							0000
	9110	ADC1BUFA								ADC Res	sult Word A	(ADC1BUF	A<31:0>)							0000
Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.													,							0000

This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for details. Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P	
31:24		_		CP	—	_	_	BWP	
00.40	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P	
23:16							PWP<8:6> ⁽³⁾		
45.0	R/P	R/P	R/P	R/P	R/P	R/P	r-1	r-1	
15:8		—	—						
7.0	r-1	r-1	r-1	R/P	R/P	R/P	R/P	R/P	
7:0		- — — ICESEL<1:0> ⁽²⁾			<1:0> ⁽²⁾	JTAGEN ⁽¹⁾	DEBUG<1:0>		

REGISTER 27-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 Reserved: Write '0'

bit 30-29 Reserved: Write '1'

- bit 28 **CP:** Code-Protect bit
 - Prevents boot and program Flash memory from being read or modified by an external programming device. 1 = Protection is disabled

0 = Protection is enabled

bit 27-25 Reserved: Write '1'

bit 24 **BWP:** Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

1 = Boot Flash is writable

0 = Boot Flash is not writable

- bit 23-19 Reserved: Write '1'
- **Note 1:** This bit sets the value for the JTAGEN bit in the CFGCON register.
 - 2: The PGEC4/PGED4 pin pair is not available on all devices. Refer to the "**Pin Diagrams**" section for availability.
 - 3: The PWP<8:7> bits are only available on devices with 256 KB Flash.

REGISTER 27-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits

- 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
- 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
- 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
 - 11 = PBCLK is SYSCLK divided by 8
 - 10 = PBCLK is SYSCLK divided by 4
 - 01 = PBCLK is SYSCLK divided by 2
 - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
 - 1 = CLKO output disabled
 - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)

bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits

- 11 = Primary Oscillator is disabled
- 10 = HS Oscillator mode is selected
- 01 = XT Oscillator mode is selected
- 00 = External Clock mode is selected
- bit 7 IESO: Internal External Switchover bit
 - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
 - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 **Reserved:** Write '1'
- bit 5 **FSOSCEN:** Secondary Oscillator Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
 - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
 - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
 - 010 = Primary Oscillator (XT, HS, EC)⁽¹⁾
 - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
 - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the POSC (POSCMOD = 11) when using this oscillator source.

TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	DC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param. No. Symbol Characteristics			Min.	Тур.	Max.	Units	Conditions			
Operati	Operating Voltage									
DC10	Vdd	Supply Voltage (Note 2)	2.3		3.6	V	—			
DC12	Vdr	RAM Data Retention Voltage (Note 1)	1.75	_	—	V	_			
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	—	2.1	V	_			
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005	_	0.115	V/μs	_			

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 30-11 for BOR values.

TABLE 30-14: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHA		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$						
Param. No.	Symbol Characteristics		Min.	Тур.	Max.	Units	Comments		
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time	_	_	10	μs	See Note 1		
D313	DACREFH	CVREF Input Voltage	AVss	_	AVDD	V	CVRSRC with CVRSS = 0		
		Reference Range	VREF-	_	VREF+	V	CVRSRC with CVRSS = 1		
D314	DVREF	CVREF Programmable Output Range	0	_	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size		
			0.25 x DACREFH	_	0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/32 step size		
D315	DACRES	Resolution	—	_	DACREFH/24		CVRCON <cvrr> = 1</cvrr>		
			_	—	DACREFH/32	_	CVRCON <cvrr> = 0</cvrr>		
D316	DACACC	Absolute Accuracy ⁽²⁾		_	1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>		
				_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>		

Note 1: Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

2: These parameters are characterized but not tested.

TABLE 30-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHA	RACTERIS	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Param. No.	Symbol Characteristics		Min.	Typical	Max.	Units	Comments		
D321	Cefc	External Filter Capacitor Value	8	10		μF	Capacitor must be low series resistance (1 ohm). Typical voltage on the VCAP pin is 1.8V.		

FIGURE 30-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS	(unless	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
OC10	TccF	CF OCx Output Fall Time — — —			ns	See parameter DO32				
OC11	TccR	OCx Output Rise Time	—	—		ns	See parameter DO31			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-9: OCx/PWM MODULE TIMING CHARACTERISTICS




TABLE 30-27: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHAF				Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param No.	Symbol	Characteristics ⁽¹⁾	ics ⁽¹⁾ Min Typical ⁽²⁾		Max	Units	Conditions			
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns	_			
OC20	TFLT	Fault Input Pulse Width	50	—		ns	—			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

33.1 Package Marking Information (Continued)




44-Lead VTLA



44-Lead QFN



44-Lead TQFP



Example




Example



Example



Example




Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (@3)				
	can be found on the outer packaging for this package.					
Note:	If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.					

33.2 Package Details

This section provides the technical details of the packages.

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	e		0.65 BSC			
Overall Height	A	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	9.90	10.20	10.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	-	0.38		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B