

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 23 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | · · |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 36-VFTLA Exposed Pad |
| Supplier Device Package | 36-VTLA (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f128c-50i-tl |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 12: PIN NAMES FOR 44-PIN USB DEVICES

44-PIN TQFP (TOP VIEW)^(1,2,3,5)

PIC32MX210F016D PIC32MX220F032D PIC32MX230F064D PIC32MX230F256D PIC32MX250F128D PIC32MX270F256D

44

1

| Pin # | Full Pin Name | Pin # | Full Pin Name |
|-------|--|-------|---|
| 1 | | 23 | |
| | RPB9/SDA1/CTED4/PMD3/RB9 | 23 | AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2 |
| 2 | RPC6/PMA1/RC6 | | AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3 |
| 3 | RPC7/PMA0/RC7 | 25 | AN6/RPC0/RC0 |
| 4 | RPC8/PMA5/RC8 | 26 | AN7/RPC1/RC1 |
| 5 | RPC9/CTED7/PMA6/RC9 | 27 | AN8/RPC2/PMA2/RC2 |
| 6 | Vss | 28 | VDD |
| 7 | VCAP | 29 | Vss |
| 8 | PGED2/RPB10/D+/CTED11/RB10 | 30 | OSC1/CLKI/RPA2/RA2 |
| 9 | PGEC2/RPB11/D-/RB11 | 31 | OSC2/CLKO/RPA3/RA3 |
| 10 | VUSB3V3 | 32 | TDO/RPA8/PMA8/RA8 |
| 11 | AN11/RPB13/CTPLS/PMRD/RB13 | 33 | SOSCI/RPB4/RB4 |
| 12 | PGED4 ⁽⁴⁾ /TMS/PMA10/RA10 | 34 | SOSCO/RPA4/T1CK/CTED9/RA4 |
| 13 | PGEC4 ⁽⁴⁾ /TCK/CTED8/PMA7/RA7 | 35 | TDI/RPA9/PMA9/RA9 |
| 14 | CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB14 | 36 | AN12/RPC3/RC3 |
| 15 | AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15 | 37 | RPC4/PMA4/RC4 |
| 16 | AVss | 38 | RPC5/PMA3/RC5 |
| 17 | AVDD | 39 | Vss |
| 18 | MCLR | 40 | Vdd |
| 19 | PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 | 41 | RPB5/USBID/RB5 |
| 20 | PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1 | 42 | VBUS |
| 21 | PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0 | 43 | RPB7/CTED3/PMD5/INT0/RB7 |
| 22 | PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 | 44 | RPB8/SCL1/CTED10/PMD4/RB8 |

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: This pin function is not available on PIC32MX210F016D and PIC32MX220F032D devices.

5: Shaded pins are 5V tolerant.

| | | OUT I/O D Pin Nui | | | Í | | |
|-----------------|-----------------------------|---|---------------------------------------|---------------------------------|-------------|----------------------|---|
| Pin Name | 28-pin QFN | 28-pin SSOP/ SPDIP/ SOIC | 36-pin VTLA | 44-pin QFN/ TQFP/ VTLA | Pin Type | Buffer Type | Description |
| PMA0 | 7 | 10 | 8 | 3 | I/O | TTL/ST | Parallel Master Port Address bit 0 input (Buffered Slave modes) and output (Master modes) |
| PMA1 | 9 | 12 | 10 | 2 | I/O | TTL/ST | Parallel Master Port Address bit 1 input (Buffered Slave modes) and output (Master modes) |
| PMA2 | | _ | | 27 | 0 | — | Parallel Master Port address |
| PMA3 | | _ | _ | 38 | 0 | _ | (Demultiplexed Master modes) |
| PMA4 | | _ | _ | 37 | 0 | _ | 7 |
| PMA5 | | _ | _ | 4 | 0 | _ | |
| PMA6 | | _ | _ | 5 | 0 | _ | - |
| PMA7 | | _ | _ | 13 | 0 | _ | - |
| PMA8 | | _ | _ | 32 | 0 | _ | - |
| PMA9 | | _ | _ | 35 | 0 | _ | - |
| PMA10 | | | _ | 12 | 0 | | - |
| PMCS1 | 23 | 26 | 29 | 15 | 0 | | Parallel Master Port Chip Select 1 strob |
| | 20 ⁽²⁾ | 23 ⁽²⁾ | 26 ⁽²⁾ | 10 ⁽²⁾ | - | | Parallel Master Port data (Demultiplexed |
| PMD0 | 1(3) | 4 ⁽³⁾ | 35 ⁽³⁾ | 21 ⁽³⁾ | I/O | TTL/ST | Master mode) or address/data |
| | 19(2) | 22(2) | 25(2) | <u>9</u> (2) | | | (Multiplexed Master modes) |
| PMD1 | 2(3) | 5 ⁽³⁾ | 36 ⁽³⁾ | 22 ⁽³⁾ | I/O | TTL/ST | |
| | 18(2) | 21 ⁽²⁾ | 24 ⁽²⁾ | 8 ⁽²⁾ | | | - |
| PMD2 | <u></u> | 6 ⁽³⁾ | 1 ⁽³⁾ | 23(3) | I/O | TTL/ST | |
| PMD3 | 15 | 18 | 19 | 1 | I/O | TTL/ST | - |
| PMD4 | 10 | 10 | 18 | 44 | 1/O | TTL/ST | - |
| PMD5 | 13 | 16 | 17 | 43 | I/O | TTL/ST | - |
| PMD5 PMD6 | 12 ⁽²⁾ | 15 ⁽²⁾ | 16 ⁽²⁾ | 43 42 ⁽²⁾ | 1/0 | 111/31 | - |
| FIVIDO | 28(3) | 3(3) | 34 (3) | 20(3) | I/O | TTL/ST | |
| PMD7 | <u>11(2)</u> | 14(2) | 15 ⁽²⁾ | 41 ⁽²⁾ | | | - |
| PINDI | 27 ⁽³⁾ | 2 ⁽³⁾ | 33(3) | 19 ⁽³⁾ | I/O | TTL/ST | |
| PMRD | 2/07 | 24 | 27 | 19(1) | 0 | | Derellel Meeter Pert read stroke |
| PINIRD | 21 22 ⁽²⁾ | 24 25 ⁽²⁾ | 27 28 ⁽²⁾ | 14 ⁽²⁾ | 0 | | Parallel Master Port read strobe |
| PMWR | <u></u> 4 ⁽³⁾ | 25 ⁽²⁾ 7 ⁽³⁾ | 28 ⁽⁻⁾ 2 ⁽³⁾ | 24 ⁽³⁾ | 0 | — | Parallel Master Port write strobe |
| VBUS | 12(3) | 15 ⁽³⁾ | 16 ⁽³⁾ | 42(3) | | Analog | USB bus power monitor |
| VBUS VUSB3V3 | 20(3) | 23 ⁽³⁾ | 26 ⁽³⁾ | 10 ⁽³⁾ | P | Analog | USB internal transceiver supply. This pin |
| VUSBSVS | 20.7 | 23.7 | 20.7 | 10.7 | Г | _ | must be connected to VDD. |
| VBUSON | 22 ⁽³⁾ | 25 ⁽³⁾ | 28 ⁽³⁾ | 14 ⁽³⁾ | 0 | _ | USB Host and OTG bus power control output |
| D+ | 18 ⁽³⁾ | 21 ⁽³⁾ | 24 ⁽³⁾ | 8 ⁽³⁾ | I/O | Analog | USB D+ |
| – D- | 19(3) | 22 ⁽³⁾ | 25 ⁽³⁾ | 9 ⁽³⁾ | I/O | Analog | USB D- |
| Legend: C | CMOS = CI ST = Schm | MOS compa itt Trigger in input buffer | atible input | or output | | Analog = O = Outp | Analog input P = Power |

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.




FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX130/230 DEVICES (16 KB RAM, 256 KB FLASH)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 24.04 | R | R | R | R | R | R | R | R | | |
| 31:24 | | | | BMXPFN | ISZ<31:24> | | | | | |
| 00.40 | R | R | R | R | R | R | R | R | | |
| 23:16 | BMXPFMSZ<23:16> | | | | | | | | | |
| 45.0 | R | R | R | R | R | R | R | R | | |
| 15:8 | BMXPFMSZ<15:8> | | | | | | | | | |
| 7.0 | R | R | R | R | R | R | R | R | | |
| 7:0 | | | | BMXPF | MSZ<7:0> | | | | | |

REGISTER 4-7: BMXPFMSZ: PROGRAM FLASH (PFM) SIZE REGISTER

Legend:

| Legend: | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-0 BMXPFMSZ<31:0>: Program Flash Memory (PFM) Size bits

Static value that indicates the size of the PFM in bytes: 0x00004000 = Device has 16 KB Flash 0x00008000 = Device has 32 KB Flash 0x00010000 = Device has 64 KB Flash 0x00020000 = Device has 128 KB Flash 0x00040000 = Device has 256 KB Flash

REGISTER 4-8: BMXBOOTSZ: BOOT FLASH (IFM) SIZE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 24.24 | R | R | R | R | R | R | R | R | | |
| 31:24 | | | | BMXBOO | TSZ<31:24> | | | | | |
| 00.40 | R | R | R | R | R | R | R | R | | |
| 23:16 | BMXBOOTSZ<23:16> | | | | | | | | | |
| 45.0 | R | R | R | R | R | R | R | R | | |
| 15:8 | BMXBOOTSZ<15:8> | | | | | | | | | |
| 7.0 | R | R | R | R | R | R | R | R | | |
| 7:0 | | | | BMXBO | OTSZ<7:0> | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bi | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-0 **BMXBOOTSZ<31:0>:** Boot Flash Memory (BFM) Size bits Static value that indicates the size of the Boot PFM in bytes: 0x00000C00 = Device has 3 KB boot Flash

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 04.04 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | | | |
| 31:24 | | | | NVMKE | Y<31:24> | | | | | | |
| 00.40 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | | | |
| 23:16 | NVMKEY<23:16> | | | | | | | | | | |
| 45.0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | | | |
| 15:8 | NVMKEY<15:8> | | | | | | | | | | |
| 7.0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | | | |
| 7:0 | | | • | NVMK | EY<7:0> | | | | | | |

REGISTER 5-2: NVMKEY: PROGRAMMING UNLOCK REGISTER

Legend:

| Legena. | | | | |
|-------------------|------------------|---------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 31-0 NVMKEY<31:0>: Unlock Register bits

These bits are write-only, and read as '0' on any read

Note: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 24.24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 31:24 | | NVMADDR<31:24> | | | | | | | | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 23:16 | NVMADDR<23:16> | | | | | | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 15:8 | NVMADDR<15:8> | | | | | | | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 7:0 | | | | NVMAE |)DR<7:0> | | | | | | |

| Legend: | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-0 NVMADDR<31:0>: Flash Address bits

Bulk/Chip/PFM Erase: Address is ignored. Page Erase: Address identifies the page to erase. Row Program: Address identifies the row to program. Word Program: Address identifies the word to program.

8.0 OSCILLATOR CONFIGURATION


| Note: | This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data | | | | | |
|-------|---|--|--|--|--|--|
| | sheet, refer to Section 6. "Oscillator | | | | | |
| | Configuration" (DS60001112), which is | | | | | |
| | available from the Documentation > | | | | | |
| | Reference Manual section of the | | | | | |
| | Microchip PIC32 web site | | | | | |
| | (www.microchip.com/pic32). | | | | | |

The PIC32MX1XX/2XX 28/36/44-pin Family oscillator system has the following modules and features:

- Four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.

FIGURE 8-1: OSCILLATOR DIAGRAM



 Refer to Section 6. "Oscillator Configuration" (DS60001112) in the "PIC32 Family Reference Manual" for help in determinin best oscillator components.

3. The PBCLK out is only available on the OSC2 pin in certain clock modes.

4. The USB PLL is only available on PIC32MX2XX devices.

REGISTER 18-1: I2CxCON: I²C CONTROL REGISTER

| | | | | 0 | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| 04.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | — | — | _ | — | — | — | _ | _ |
| 22:40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | — | — | _ | _ | _ | _ | _ | _ |
| 45.0 | R/W-0 | U-0 | R/W-0 | R/W-1, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 15:8 | 0N ⁽¹⁾ | — | SIDL | SCLREL | STRICT | A10M | DISSLW | SMEN |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0, HC | R/W-0, HC | R/W-0, HC | R/W-0, HC | R/W-0, HC |
| 7:0 | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |

| Legend: | HC = Cleared in Hardwar | е | |
|-------------------|-------------------------|--------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, r | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** I²C Enable bit⁽¹⁾

bit 12

- 1 = Enables the I^2C module and configures the SDA and SCL pins as serial port pins
- 0 = Disables the I^2C module; all I^2C pins are controlled by PORT functions
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when the device enters Idle mode
 - 0 = Continue module operation when the device enters Idle mode
 - **SCLREL:** SCLx Release Control bit (when operating as I²C slave)
 - 1 = Release SCLx clock
 - 0 = Hold SCLx clock low (clock stretch)

If STREN = 1:

Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception.

If STREN = 0:

Bit is R/S (i.e., software can only write '1' to release clock). Hardware clear at beginning of slave transmission.

- bit 11 STRICT: Strict I²C Reserved Address Rule Enable bit
 - 1 = Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.
 - 0 = Strict I²C Reserved Address Rule not enabled

bit 10 A10M: 10-bit Slave Address bit

- 1 = I2CxADD is a 10-bit slave address
- 0 = I2CxADD is a 7-bit slave address
- bit 9 DISSLW: Disable Slew Rate Control bit
 - 1 = Slew rate control disabled
 - 0 = Slew rate control enabled
- bit 8 SMEN: SMBus Input Levels bit
 - 1 = Enable I/O pin thresholds compliant with SMBus specification
 - 0 = Disable SMBus input thresholds
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 19-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

| bit 5 | ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of Sync character (0x55); cleared by hardware upon completion 0 = Baud rate measurement disabled or completed |
|---------|---|
| bit 4 | RXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1' |
| bit 3 | BRGH: High Baud Rate Enable bit 1 = High-Speed mode – 4x baud clock enabled 0 = Standard Speed mode – 16x baud clock enabled |
| bit 2-1 | PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity |
| bit 0 | STSEL: Stop Selection bit 1 = 2 Stop bits 0 = 1 Stop bit |

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 19-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED) bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bit 11 = Reserved; do not use 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full (i.e., has 6 or more data characters) 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full (i.e., has 4 or more data characters) 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character) bit 5 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect. 0 = Address Detect mode is disabled bit 4 **RIDLE:** Receiver Idle bit (read-only) 1 =Receiver is Idle 0 = Data is being received PERR: Parity Error Status bit (read-only) bit 3 1 = Parity error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected **OERR:** Receive Buffer Overrun Error Status bit. bit 1 This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and the RSR to an empty state. 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed bit 0 **URXDA:** Receive Buffer Data Available bit (read-only)

- 1 = Receive buffer has data, at least one more character can be read
- 0 = Receive buffer is empty

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | _ | - | _ | _ | _ | _ | _ | — |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | - | _ | _ | _ | - | _ | - | — |
| 45.0 | R-0 | R/W-0, HSC | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
| 15:8 | IBF | IBOV | _ | _ | IB3F | IB2F | IB1F | IB0F |
| 7.0 | R-1 | R/W-0, HSC | U-0 | U-0 | R-1 | R-1 | R-1 | R-1 |
| 7:0 | OBE | OBUF | _ | _ | OB3E | OB2E | OB1E | OB0E |

REGISTER 20-5: PMSTAT: PARALLEL PORT STATUS REGISTER (SLAVE MODES ONLY)

| Legend: | HSC = Set by Hardware; Cleared by Software | | | | |
|-------------------|--|--------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, r | ead as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 31-16 Unimplemented: Read as '0'

- bit 15 IBF: Input Buffer Full Status bit
 - 1 = All writable input buffer registers are full
 - 0 = Some or all of the writable input buffer registers are empty
- bit 14 IBOV: Input Buffer Overflow Status bit
 - 1 = A write attempt to a full input byte buffer occurred (must be cleared in software)0 = No overflow occurred
- bit 13-12 Unimplemented: Read as '0'
- bit 11-8 IBxF: Input Buffer 'x' Status Full bits
 - 1 = Input Buffer contains data that has not been read (reading buffer will clear this bit)
 - 0 = Input Buffer does not contain any unread data
- bit 7 **OBE:** Output Buffer Empty Status bit
 - 1 = All readable output buffer registers are empty
 - 0 = Some or all of the readable output buffer registers are full
- bit 6 **OBUF:** Output Buffer Underflow Status bit
 - 1 = A read occurred from an empty output byte buffer (must be cleared in software)
 0 = No underflow occurred
- bit 5-4 Unimplemented: Read as '0'
- bit 3-0 **OBxE:** Output Buffer 'x' Status Empty bits
 - 1 = Output buffer is empty (writing data to the buffer will clear this bit)
 - 0 = Output buffer contains data that has not been transmitted

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------------|-------------------|-------------------|-------------------|------------------------|-------------------|------------------------|------------------|--|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | | | |
| 31:24 | — | | _ | _ | — — CAL<9:8 | | | | | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 23:16 | CAL<7:0> | | | | | | | | | | |
| 45.0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
| 15:8 | ON ^(1,2) | _ | SIDL | _ | — | _ | _ | | | | |
| 7.0 | R/W-0 | R-0 | U-0 | U-0 | R/W-0 | R-0 | R-0 | R/W-0 | | | |
| 7:0 | RTSECSEL ⁽³⁾ | RTCCLKON | | _ | RTCWREN ⁽⁴⁾ | RTCSYNC | HALFSEC ⁽⁵⁾ | RTCOE | | | |
| | | | | | | | | | | | |

REGISTER 21-1: RTCCON: RTC CONTROL REGISTER

Legend:

| Logona. | | | | | | |
|-----------------------------------|------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit W = Writable bit | | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-26 Unimplemented: Read as '0'

bit 25-16 CAL<9:0>: RTC Drift Calibration bits, which contain a signed 10-bit integer value 0111111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute 000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute 000000000 = No adjustment 1111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute 100000000 = Maximum negative adjustment, subtracts 512 clock pulses every one minute ON: RTCC On bit^(1,2) bit 15 1 = RTCC module is enabled 0 = RTCC module is disabled bit 14 Unimplemented: Read as '0' bit 13 SIDL: Stop in Idle Mode bit 1 = Disables the PBCLK to the RTCC when the device enters Idle mode 0 = Continue normal operation when the device enters Idle mode bit 12-8 Unimplemented: Read as '0' bit 7 RTSECSEL: RTCC Seconds Clock Output Select bit⁽³⁾ 1 = RTCC Seconds Clock is selected for the RTCC pin 0 = RTCC Alarm Pulse is selected for the RTCC pin bit 6 RTCCLKON: RTCC Clock Enable Status bit 1 = RTCC Clock is actively running 0 = RTCC Clock is not running **Note 1:** The ON bit is only writable when RTCWREN = 1. 2: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit. 3: Requires RTCOE = 1 (RTCCON<0>) for the output to be active. 4: The RTCWREN bit can be set only when the write sequence is enabled. 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is reset only on a Power-on Reset (POR).

© 2011-2016 Microchip Technology Inc.

22.1 **ADC Control Registers**

TABLE 22-1: ADC REGISTER MAP

| $ \frac{5}{900} = \frac{1}{150} = 1$ | ess | | | | | | | | | | Bi | ts | | | | | | | | |
|--|--------------------------|------------------------|-----------|------------------------------------|------------------------------------|--------|--------|--------|--------|----------|-------------|----------|-----------|-------|---------|---------|-------|--------|-------|------------|
| 900 ADICONI(***) 31:16 - | Virtual Addr (BF80_#) | | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 150 ON - SIDL - - ONM SIRC20> CRRSM - AM SMM | | AD1CON1(1) | 31:16 | _ | — | _ | | _ | | _ | — | | | — | — | — | — | _ | — | 0000 |
| 9010 ADICONUN 15.0 VCFG<2.0> OFFCAL — CSCNA — — BUFS — SMPI<3:0> BUFM A 9020 ADICON301 31:16 — DC ADC ADC AD | 9000 | ADICONIC | 15:0 | ON | _ | SIDL | — | _ | - | ORM<2:0> | > | | SSRC<2:0> | > | CLRASAM | _ | ASAM | SAMP | DONE | 0000 |
| Image: constraint of the | 9010 | | | | — | | | — | — | _ | — | — | _ | | — | — | — | _ | | 0000 |
| 9020 ADICON3 15:0 ADRC - - - CHOSR ADCS<7:0> CHOSR ADCS<7:0> 9040 ADICHS(1) 11:6 - <td>0010</td> <td></td> <td></td> <td>,</td> <td>VCFG<2:0></td> <td></td> <td>OFFCAL</td> <td>—</td> <td>CSCNA</td> <td>—</td> <td>—</td> <td>BUFS</td> <td>—</td> <td></td> <td>SMPI</td> <td><3:0></td> <td></td> <td>BUFM</td> <td>ALTS</td> <td>0000</td> | 0010 | | | , | VCFG<2:0> | | OFFCAL | — | CSCNA | — | — | BUFS | — | | SMPI | <3:0> | | BUFM | ALTS | 0000 |
| Image: Normal and the state of the | 9020 | AD1CON3 ⁽¹⁾ | | — | | | | | | | 0000 | | | | | | | | | |
| 9040 AD1CHSIVI 15.0 Image: Constraint of the | 0020 | | | - | — | — | | Ś | | | | | | | ADCS | \$<7:0> | | | | 0000 |
| Image: 100 mining of the second of | 9040 | AD1CHS ⁽¹⁾ | | CH0NB | _ | | — | | CH0SE | 3<3:0> | | CH0NA | _ | _ | | | CH0S/ | 4<3:0> | | 0000 |
| 9050 AD1CSSL® 15.0 CSSL15 CSSL14 CSSL13 CSSL12 CSSL11 CSSL10 CSSL8 CSSL7 CSSL6 CSSL6 CSSL4 CSSL3 CSSL2 CSSL1 CSSL1 CSSL3 CSSL3 CSSL3 CSSL3 CSSL3 CSSL1 CSSL1 CSSL1 CSSL1 CSSL3 | | | | _ | _ | | — | — | — | _ | — | — | _ | _ | | — | _ | | — | 0000 |
| International conduction Status Cost 13 Cost 13 Cost 13 Cost 13 Cost 13 Cost 13 Cost 14 | 9050 | AD1CSSL ⁽¹⁾ | | | — | — | — | _ | — | | — | _ | | | — | — | | | — | 0000 |
| 9070 ADC1BUF0 15:0 ADC Result Word 0 (ADC1BUF0<31:0>) 9080 ADC1BUF2 31:16 ADC Result Word 1 (ADC1BUF1<31:0>) 9090 ADC1BUF2 31:16 ADC Result Word 2 (ADC1BUF2<31:0>) 9000 ADC1BUF3 31:16 ADC Result Word 2 (ADC1BUF3<31:0>) 9000 ADC1BUF4 31:16 ADC Result Word 3 (ADC1BUF3<31:0>) 9000 ADC1BUF4 31:16 ADC Result Word 4 (ADC1BUF4<31:0>) 9000 ADC1BUF5 31:16 ADC Result Word 5 (ADC1BUF4<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF4<31:0>) 9000 ADC1BUF5 31:16 ADC Result Word 6 (ADC1BUF4<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 7 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 8 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 8 (ADC1BUF7<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) 9010 ADC1BUF6 | | | | CSSL15 | CSSL14 | CSSL13 | CSSL12 | CSSL11 | CSSL10 | CSSL9 | CSSL8 | CSSL7 | CSSL6 | CSSL5 | CSSL4 | CSSL3 | CSSL2 | CSSL1 | CSSL0 | 0000 |
| 15:0 15:0 9080 ADC1BUF1 15:0 9090 ADC1BUF2 31:16 15:0 ADC Result Word 2 (ADC1BUF2<31:0>) 9040 ADC1BUF3 31:16 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 9080 ADC1BUF3 31:16 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 9080 ADC1BUF4 15:0 9080 ADC1BUF5 31:16 9080 ADC1BUF6 31:16 9080 ADC1BUF6 31:16 9080 ADC1BUF6 31:16 90800 ADC1BUF8 31:16 <td>9070</td> <td>ADC1BUF0</td> <td></td> <td></td> <td colspan="9">ADC Result Word 0 (ADC1BUF0<31:0>)</td> | 9070 | ADC1BUF0 | | | ADC Result Word 0 (ADC1BUF0<31:0>) | | | | | | | | | | | | | | | |
| 9080 ADC1BUF1 15:0 ADC Result Word 1 (ADC1BUF1 ADC Result Word 2 (ADC1BUF2 ADC 9090 ADC1BUF2 31:16 ADC Result Word 2 (ADC1BUF2 ADC ADC <td></td> <td></td> <td></td> <td></td> <td colspan="8">0000</td> <td></td> | | | | | 0000 | | | | | | | | | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | 9080 | ADC1BUF1 | | | ADC Result Word 1 (ADC1BUF1<31:0>) | | | | | | | | | | | | | | | |
| 9090 ADC18UF2 15.0 ADC Result Word 2 (ADC18UF2<31:0>) 90A0 ADC18UF3 31:16 15:0 ADC Result Word 3 (ADC18UF3<31:0>) 90B0 ADC18UF4 31:16 15:0 ADC Result Word 4 (ADC18UF4<31:0>) 90C0 ADC18UF3 31:16 15:0 ADC Result Word 5 (ADC18UF5<31:0>) 90C0 ADC18UF4 15:0 ADC Result Word 6 (ADC18UF5<31:0>) 90C0 ADC18UF5 31:16 15:0 ADC Result Word 6 (ADC18UF6<31:0>) 90E0 ADC18UF7 31:16 15:0 ADC Result Word 7 (ADC18UF7<31:0>) 90E0 ADC18UF7 31:16 15:0 ADC Result Word 8 (ADC18UF7<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 8 (ADC18UF8<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 8 (ADC18UF8<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 9 (ADC18UF9<31:0>) 90F0 ADC18UF9 31:16 15:0 ADC Result Word 9 (ADC18UF9<31:0>) | | | | | 000 | | | | | | | | | | | | | | | |
| $\frac{15:0}{900} = \frac{15:0}{15:0} = \frac{15:0}{15:0} = ADC \operatorname{Result Word 3 (ADC1BUF3<31:0>)} ADC \operatorname{Result Word 4 (ADC1BUF4<31:0>)} ADC \operatorname{Result Word 4 (ADC1BUF4<31:0>)} ADC \operatorname{Result Word 5 (ADC1BUF5<31:0>)} ADC \operatorname{Result Word 5 (ADC1BUF5<31:0>)} ADC \operatorname{Result Word 6 (ADC1BUF5<31:0>)} ADC \operatorname{Result Word 6 (ADC1BUF6<31:0>)} ADC \operatorname{Result Word 6 (ADC1BUF6<31:0>)} ADC \operatorname{Result Word 7 (ADC1BUF6<31:0>)} ADC \operatorname{Result Word 7 (ADC1BUF7<31:0>)} ADC \operatorname{Result Word 8 (ADC1BUF7<31:0>)} ADC \operatorname{Result Word 8 (ADC1BUF8<31:0>)} ADC \operatorname{Result Word 9 (ADC1BUF9<31:0>)} ADC Result Word 9 ($ | 9090 | ADC1BUF2 | | | | | | | | ADC Res | sult Word 2 | (ADC1BUF | 2<31:0>) | | | | | | | 0000 |
| 90A0 ADC1BUF3 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 90B0 ADC1BUF4 31:16 ADC Result Word 4 (ADC1BUF4<31:0>) 90C0 ADC1BUF5 31:16 ADC Result Word 5 (ADC1BUF5<31:0>) 90C0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 90F0 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 90F0 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) | | | | | | | | | | | | | / | | | | | | | 0000 |
| $\frac{15:0}{90B0} \frac{ADC1BUF4}{ADC1BUF4} \frac{\frac{31:16}{15:0}}{\frac{15:0}{15:0}} ADC Result Word 4 (ADC1BUF4<31:0>)}$ $\frac{ADC1BUF5}{\frac{31:16}{15:0}} ADC Result Word 5 (ADC1BUF5<31:0>)}$ $\frac{ADC1BUF6}{\frac{15:0}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 6 (ADC1BUF6<31:0>)}$ $\frac{ADC1BUF7}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 7 (ADC1BUF7<31:0>)}$ $\frac{ADC1BUF8}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 8 (ADC1BUF8<31:0>)}$ $\frac{ADC1BUF8}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 8 (ADC1BUF8<31:0>)}$ | 90A0 | ADC1BUF3 | | | | | | | | ADC Res | sult Word 3 | (ADC1BUF | 3<31:0>) | | | | | | | 0000 |
| 90B0 ADC1BUF4 15:0 ADC Result Word 4 (ADC1BUF4<31:0>) 90C0 ADC1BUF5 31:16 15:0 ADC Result Word 5 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 9 (ADC1BUF8<31:0>) 9100 ADC1BUF8 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>) | | | | | | | | | | | | | , | | | | | | | 0000 |
| $\frac{15:0}{90C0} = \frac{15:0}{4DC1BUF5} = \frac{31:16}{15:0} = ADC Result Word 5 (ADC1BUF5<31:0>)$ $\frac{90D0}{15:0} = ADC1BUF6 = \frac{31:16}{15:0} = ADC Result Word 6 (ADC1BUF6<31:0>)$ $\frac{90E0}{15:0} = ADC1BUF7 = \frac{31:16}{15:0} = ADC Result Word 7 (ADC1BUF7<31:0>)$ $\frac{90F0}{15:0} = ADC1BUF8 = \frac{31:16}{15:0} = ADC Result Word 8 (ADC1BUF8<31:0>)$ $\frac{90F0}{15:0} = ADC1BUF8 = \frac{31:16}{15:0} = ADC Result Word 9 (ADC1BUF8<31:0>)$ | 90B0 | ADC1BUF4 | | | | | | | | ADC Res | sult Word 4 | (ADC1BUF | 4<31:0>) | | | | | | | 0000 |
| 90C0 ADC1BUF5 15:0 ADC Result Word 5 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF8 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) | | | | | | | | | | | | ` | , | | | | | | | 0000 |
| 90D0 ADC1BUF6 31:16 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>) | 90C0 | ADC1BUF5 | | | | | | | | ADC Res | sult Word 5 | (ADC1BUF | 5<31:0>) | | | | | | | 0000 |
| 90D0 ADC 1BUF6 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) | | | | | | | | | | | | , | , | | | | | | | 0000 |
| 15:0 ADC 18UF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) | 90D0 | ADC1BUF6 | | | | | | | | ADC Res | sult Word 6 | (ADC1BUF | 6<31:0>) | | | | | | | 0000 |
| 90E0 ADC1BUF7 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) | | | | | | | | | | | | , | , | | | | | | | 0000 |
| 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>) | 90E0 | ADC1BUF7 | | | | | | | | ADC Res | sult Word 7 | (ADC1BUF | 7<31:0>) | | | | | | | 0000 |
| 90F0 ADC1BUF8 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) | | | | 0000 | | | | | | | | | | | | | | | | |
| 9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>) | 90F0 | ADC1BUF8 | | ADC Result Word 8 (ADC1BUF8<31:0>) | | | | | | | | | | | | | | | | |
| Image: 9100 ADC 18UF9 15:0 ADC Result Word 9 (ADC18UF9<31:0>) 31:16 | | | | 0000 | | | | | | | | | | | | | | | | |
| | 9100 | ADC1BUF9 | | ADC Result Word 9 (ADC1BUF9<31:0>) | | | | | | | | | | | | | | | | |
| | | | | | 0000 | | | | | | | | | | | | | | | |
| | 9110 | ADC1BUFA | | | | | | | | ADC Res | sult Word A | (ADC1BUF | A<31:0>) | | | | | | | 0000 |
| Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. | | | | | | | | | | | | - | , | | | | | | | 0000 |

This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for details. Note 1:

TABLE 30-9: DC CHARACTERISTICS: I/O PIN INPUT INJECTION CURRENT SPECIFICATIONS

| DC CHA | ARACTER | ISTICS | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | |
|---------------|---------|---|--|---|-----------------------|----|---|--|
| Param. No. | Symbol | Characteristics | Min. | Min. Typ. ⁽¹⁾ Max. Units Condition | | | Conditions | |
| Dl60a | licl | Input Low Injection Current | 0 | | ₋₅ (2,5) | mA | This parameter applies to all pins, with the exception of the power pins. | |
| DI60b | ІІСН | Input High Injection Current | 0 | — | +5 ^(3,4,5) | mA | This parameter applies to all pins, with the exception of all 5V tolerant pins, and the SOSCI, SOSCO, OSC1, D+, and D- pins. | |
| DI60c | ∑lict | Total Input Injection Current (sum of all I/O and Control pins) | -20 (6) | — | +20 (6) | mA | Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT) | |

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: VIL source < (VSS - 0.3). Characterized but not tested.

3: VIH source > (VDD + 0.3) for non-5V tolerant pins only.

4: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.

5: Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS - 0.3)).

6: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 2, IICL = (((Vss - 0.3) - VIL source) / Rs). If Note 3, IICH = ((IICH source - (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss - 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

30.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX 28/36/44-pin Family AC characteristics and timing parameters.

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| АС СНА | RACTERI | (unles | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$ | | | | | |
|---------------|---------|-----------------------|---|------------------------|------|-------|--------------------------|--|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions | |
| DO56 | Сю | All I/O pins and OSC2 | _ | — | 50 | pF | EC mode | |
| DO58 | Св | SCLx, SDAx | — | — | 400 | pF | In I ² C mode | |

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-2: EXTERNAL CLOCK TIMING




FIGURE 30-3: I/O TIMING CHARACTERISTICS





TABLE 30-21: I/O TIMING REQUIREMENTS


| AC CHAP | RACTERIS | STICS | (unless other | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp | | | | | | |
|---------------|----------|-----------------------|---------------|--|------|---------|------------|------------|--|--|
| Param. No. | Symbol | Characteris | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions | | | |
| DO31 | TIOR | Port Output Rise Time | | | 5 | 15 | ns | Vdd < 2.5V | | |
| | | | | | 5 | 10 | ns | Vdd > 2.5V | | |
| DO32 | TIOF | Port Output Fall Tim | е | _ | 5 | 15 | ns | Vdd < 2.5V | | |
| | | | | | 5 | 10 | ns | VDD > 2.5V | | |
| DI35 | Tinp | INTx Pin High or Lo | 10 | _ | _ | ns | _ | | | |
| DI40 | Trbp | CNx High or Low Tir | 2 | _ | | TSYSCLK | | | | |


Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.









TYPICAL FRC FREQUENCY @ VDD = 3.3V




FIGURE 32-6:

NOTES:

| TABLE A-1: | MAJOR SECTION UPDATES (CONTINUED) |
|------------|-----------------------------------|
|------------|-----------------------------------|

| Section | Update Description |
|-----------------------------------|---|
| 29.0 "Electrical Characteristics" | Updated the Absolute Maximum Ratings (removed Voltage on VCORE with respect to Vss). |
| | Added the SPDIP specification to the Thermal Packaging Characteristics (see Table 29-2). |
| | Updated the Typical values for parameters DC20-DC24 in the Operating Current (IDD) specification (see Table 29-5). |
| | Updated the Typical values for parameters DC30a-DC34a in the Idle Current (IIDLE) specification (see Table 29-6). |
| | Updated the Typical values for parameters DC40i and DC40n and removed parameter DC40m in the Power-down Current (IPD) specification (see Table 29-7). |
| | Removed parameter D320 (VCORE) from the Internal Voltage Regulator Specifications and updated the Comments (see Table 29-13). |
| | Updated the Minimum, Typical, and Maximum values for parameter F20b in the Internal FRC Accuracy specification (see Table 29-17). |
| | Removed parameter SY01 (TPWRT) and removed all Conditions from Resets Timing (see Table 29-20). |
| | Updated all parameters in the CTMU Specifications (see Table 29-39). |
| 31.0 "Packaging Information" | Added the 28-lead SPDIP package diagram information (see 31.1 "Package Marking Information" and 31.2 "Package Details"). |
| "Product Identification System" | Added the SPDIP (SP) package definition. |

Revision C (November 2011)

All major changes are referenced by their respective section in Table A-2.

| TABLE A-2: | MAJOR SECTION UPDATES |
|------------|-----------------------|
|------------|-----------------------|

| Section | Update Description |
|---|--|
| "32-bit Microcontrollers (up to 128 KB Flash and 32 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog" | Revised the source/sink on I/O pins (see "Input/Output" on page 1). Added the SPDIP package to the PIC32MX220F032B device in the PIC32MX2XX USB Family Features (see Table 2). |
| 4.0 "Memory Organization" | Removed ANSB6 from the ANSELB register and added the ODCB6, ODCB10, and ODCB11 bits in the PORTB Register Map (see Table 4-20). |
| 29.0 "Electrical Characteristics" | Updated the minimum value for parameter OS50 in the PLL Clock Timing Specifications (see Table 29-16). |