



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	MIPS32 ® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	33
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFTLA Exposed Pad
Supplier Device Package	44-VTLA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f128d-50i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Pin Diagrams**

#### TABLE 3: **PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES**

28	-PIN SOIC, SPDIP, SSOP (TOP VIEW) <sup>(1,2,3</sup>	)							
	1 SSOF	2	28	1 SC	DIC	28	1 S	PDIP	28
	PIC32MX110F016B PIC32MX120F032B PIC32MX130F064B PIC32MX130F256B PIC32MX150F128B PIC32MX170F256B								
Pin #	Full Pin Name		Pin #			Full Pin	Name		
1	MCLR		15	PGEC3/RPB	6/PMD6/R	RB6			
2	VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/RA0		16	TDI/RPB7/C	ED3/PMD	05/INT0/R	B7		
3	VREF-/CVREF-/AN1/RPA1/CTED2/RA1		17	TCK/RPB8/S	CL1/CTE	D10/PMD4	4/RB8		
4	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/RB0		18	TDO/RPB9/S	DA1/CTE	D4/PMD3	/RB9		
5	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/RB1		19	Vss					
6	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2		20	VCAP					
7			24						
	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3		21	PGED2/RPB	10/CTED1	1/PMD2/F	RB10		
8	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss		21	PGED2/RPB PGEC2/TMS	10/CTED1 /RPB11/PI	11/PMD2/F MD1/RB1	RB10 1		
8 9	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2		21 22 23	PGED2/RPB PGEC2/TMS AN12/PMD0/	10/CTED1 /RPB11/PI RB12	11/PMD2/F MD1/RB1 <sup>,</sup>	RB10 1		
8 9 10	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3		21 22 23 24	PGED2/RPB PGEC2/TMS AN12/PMD0/ AN11/RPB13	10/CTED1 /RPB11/Pl RB12 /CTPLS/P	11/PMD2/F MD1/RB1 <sup>,</sup> PMRD/RB1	RB10 1 13		
8 9 10 11	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 SOSCI/RPB4/RB4		21 22 23 24 25	PGED2/RPB PGEC2/TMS AN12/PMD0/ AN11/RPB13 CVREFOUT/AI	10/CTED1 /RPB11/PI /RB12 /CTPLS/P N10/C3INE	I1/PMD2/F MD1/RB1 MRD/RB1 B/RPB14/S	RB10 1 13 SCK1/CTE	D5/PMW	R/RB14
8 9 10 11 12	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 SOSCI/RPB4/RB4 SOSCO/RPA4/T1CK/CTED9/PMA1/RA4		21 22 23 24 25 26	PGED2/RPB PGEC2/TMS AN12/PMD0/ AN11/RPB13 CVREFOUT/AI AN9/C3INA/F	10/CTED1 /RPB11/PI RB12 /CTPLS/P N10/C3INE RPB15/SC	I1/PMD2/F MD1/RB1 PMRD/RB1 B/RPB14/S K2/CTED	RB10 1 13 SCK1/CTE 6/PMCS1/	D5/PMW RB15	R/RB14
8 9 10 11 12 13	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3 Vss OSC1/CLKI/RPA2/RA2 OSC2/CLKO/RPA3/PMA0/RA3 SOSCI/RPB4/RB4 SOSCO/RPA4/T1CK/CTED9/PMA1/RA4 VDD		21 22 23 24 25 26 27	PGED2/RPB PGEC2/TMS AN12/PMD0/ AN11/RPB13 CVREFOUT/AI AN9/C3INA/F AVSS	10/CTED1 /RPB11/PI RB12 /CTPLS/P N10/C3INE RPB15/SC	I1/PMD2/F MD1/RB1 PMRD/RB1 B/RPB14/S K2/CTED	RB10 1 13 SCK1/CTE 6/PMCS1/	ED5/PMW RB15	R/RB14

1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information.

Shaded pins are 5V tolerant. 3:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	-	—	—		—	—	
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	_	—	—	—	—	—	
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	—	—	-	MVEC	—		TPC<2:0>		
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	_	_		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	

### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

### Legend:

Logonan			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

#### bit 15-13 Unimplemented: Read as '0'

- bit 12 MVEC: Multi Vector Configuration bit
  - 1 = Interrupt controller configured for Multi-vectored mode
  - 0 = Interrupt controller configured for Single-vectored mode
- bit 11 Unimplemented: Read as '0'
- bit 10-8 **TPC<2:0>:** Interrupt Proximity Timer Control bits
  - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer
  - 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer
  - 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
  - 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer
  - 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
  - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
  - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer
  - 000 = Disables Interrupt Proximity timer

#### bit 7-5 Unimplemented: Read as '0'

- bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—	—	—			
22:16	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—		_	_	_	_	_	_			
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
15:8	—	—	—	—	—	—	—	—			
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	_	_	TUN<5:0> <sup>(1)</sup>								

#### REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

## Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-6 Unimplemented: Read as '0'

**Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized, nor tested.

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

## TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP (CONTINUED)

ess										Bi	ts								
Virtual Addre (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3170	DCH1SSIZ	31:16	_	—		_	_	_	—	—		_	—	_	_	_	_	—	0000
0170	DOITIOOIZ	15:0		i		i			i	CHSSIZ	2<15:0>		t					i	0000
3180	DCH1DSIZ	31:16		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0.00	50115012	15:0								CHDSIZ	Z<15:0>								0000
3190	DCH1SPTR	31:16				—		_		—	—	—	—	—	_	—	—		0000
		15:0								CHSPTI	≺<15:0>								0000
31A0	DCH1DPTR	31:16						_				_	_	_	_	_	_		0000
		10.0									~~15.0>								0000
31B0	DCH1CSIZ	15.0				_	_			CHCSIZ	 7<15:0>		_			_			0000
		31:16	_		_	_	_	_		_		_	_	_	_	_	_		0000
31C0	DCH1CPTR	15:0								CHCPTI	R<15:0>								0000
	DOLUDAT	31:16	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
31D0	DCH1DAT	15:0	_	_	_	_	_	_	_	_				CHPDA	T<7:0>				0000
2150		31:16	_	_	_	—	_	_	—	_	_	_	_	_	_	_	_	—	0000
SIEU	DCH2CON	15:0	CHBUSY	—	—	—	—	-	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	-	CHEDET	CHPR	l<1:0>	0000
31E0	DCH2ECON	31:16	—	_	—	—	—	—	_	—			1	CHAIR	Q<7:0>				OOFF
011 0	DONZEOON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—		FF00
3200	DCH2INT	31:16				_	_		—		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_		—	—	—	—		—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3210	DCH2SSA	31:16								CHSSA	<31:0>								0000
		15:0																	0000
3220	DCH2DSA	15.0								CHDSA	<31:0>								0000
		31.16	_			_	_	_		_		_		_	_	_	_		0000
3230	DCH2SSIZ	15.0								CHSSIZ	/<15 <sup>.</sup> 0>								0000
		31:16	_	_		_	_	_		_	_	_	_	_	_	_	_	_	0000
3240	DCH2DSIZ	15:0								CHDSIZ	Z<15:0>								0000
0050	DOLIGODITO	31:16	_	_	_	—	_	_		_	_	_	_	_	_	_	_		0000
3250	DCH2SPTR	15:0								CHSPTI	R<15:0>								0000
3260		31:16	—	—	—	—	—	-	—	_	_		_	_	-	-		_	0000
5200		15:0		CHDPTR<15:0> 0000															
3270	DCH2CSI7	31:16		—	—	—	_	—		—	—	—	—	—	—	—	—		0000
00	_ 5.12001L	15:0								CHCSIZ	Z<15:0>								0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

## TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP (CONTINUED)

ess										В	its								
Virtual Addre (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000		31:16	_	—	_	-	—	—	_	—	_	—	—	—	—	—	_	—	0000
3280	DCH2CPTR	15:0								CHCPT	R<15:0>								0000
	DOUISDAT	31:16	_	_	_	_	_	_		_	_		_	_	_	_	_	_	0000
3290	DCH2DAI	15:0			_	_				_		•	•	CHPDA	T<7:0>	•	•		0000
	DOUGOON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
32A0	DCH3CON	15:0	CHBUSY	_	_	_	—	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
3280		31:16	—	CHAIRQ<7:0>								00FF							
5260	DCHIJECON	15:0				CHSIR	Q<7:0>	-			CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
3200	DCH3INT	31:16	—		—	—			—		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0200	Donoin	15:0	—	—	—	—	—	—		—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16								CHSSA	<31:0>								0000
		15:0																	0000
32E0	DCH3DSA	31:16 15:0								CHDSA	A<31:0>								0000
		31:16	_	_	_	_	—	_	_	_	_	_	_	_	_	—	_	_	0000
32F0	DCH3SSIZ	15:0								CHSSIZ	Z<15:0>								0000
2200		31:16	_	_	—	—	_	_	_	_	_	_	_	_	_	—	_		0000
3300	DCH3DSIZ	15:0								CHDSI	Z<15:0>								0000
3310	оснаертр	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
5510	Densor IIX	15:0								CHSPT	R<15:0>								0000
3320	DCH3DPTR	31:16	—	—	—	—	—	—		—	—	—	—	—	—	—	—	—	0000
0020	BOHODI III	15:0								CHDPT	R<15:0>								0000
3330	DCH3CSIZ	31:16	—		—	—	—	—		—	—	—	—	—	—	—	_	—	0000
		15:0								CHCSI	Z<15:0>								0000
3340	DCH3CPTR	31:16	—	_	—	—	_	_	—	-		—	_	_		—	_		0000
		15:0								CHCPT	K<15:0>								0000
3350	DCH3DAT	31:16	_		_	_	_	_		_	_	_	_			—	_		0000
		15.0	_	_	_	_			_					CHPDA	11-1.02				0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

#### REGISTER 9-4: DCRCCON: DMA CRC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24	—	—	BYTC	)<1:0>	WBO <sup>(1)</sup>	—	—	BITO
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—			PLEN<4:0>		
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP <sup>(1)</sup>	CRCTYP	—	_	(	CRCCH<2:0>	

### Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-30 Unimplemented: Read as '0'

- bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
  - 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
  - 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
  - 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
  - 00 = No swapping (i.e., source byte order)
- bit 27 **WBO:** CRC Write Byte Order Selection bit<sup>(1)</sup>
  - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
  - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

#### <u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)

#### bit 23-13 Unimplemented: Read as '0'

bit 12-8 **PLEN<4:0>:** Polynomial Length bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): These bits are unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Denotes the length of the polynomial -1.

- bit 7 CRCEN: CRC Enable bit
  - 1 = CRC module is enabled and channel transfers are routed through the CRC module
  - 0 = CRC module is disabled and channel transfers proceed normally
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—		_		—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—				_	_	_
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	_	—				_	_	_
7.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	LSPD	RETRYDIS	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

#### REGISTER 10-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)
  - 1 = Direct connection to a Low-Speed device enabled
  - 0 = Direct connection to a Low-Speed device disabled; hub required with PRE\_PID
- bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)
  - 1 = Retry NAKed transactions disabled
  - 0 = Retry NAKed transactions enabled; retry done in hardware

#### bit 5 Unimplemented: Read as '0'

bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disable Endpoint n from Control transfers; only TX and RX transfers allowed

0 = Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed Otherwise, this bit is ignored.

- bit 3 **EPRXEN:** Endpoint Receive Enable bit
  - 1 = Endpoint n receive is enabled
  - 0 = Endpoint n receive is disabled
- bit 2 EPTXEN: Endpoint Transmit Enable bit
  - 1 = Endpoint n transmit is enabled
  - 0 = Endpoint n transmit is disabled
- bit 1 EPSTALL: Endpoint Stall Status bit
  - 1 = Endpoint n was stalled
  - 0 = Endpoint n was not stalled
- bit 0 EPHSHK: Endpoint Handshake Enable bit
  - 1 = Endpoint Handshake is enabled
  - 0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

### TABLE 11-1: INPUT PIN SELECTION

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[ <i>pin name</i> ]R Value to RPn Pin Selection			
INT4	INT4R	INT4R<3:0>	0000 = RPA0 0001 = RPB3			
T2CK	T2CKR	T2CKR<3:0>	0010 = RPB4 0011 = RPB15 0100 = RPB7			
IC4	IC4R	IC4R<3:0>	$0101 = \text{RPC7}^{(2)}$ $0110 = \text{RPC0}^{(1)}$ $0111 = \text{RPC5}^{(2)}$			
SS1	SS1R	SS1R<3:0>	1000 = Reserved			
REFCLKI	REFCLKIR	REFCLKIR<3:0>	1111 = Reserved			
INT3	INT3R	INT3R<3:0>	0000 = RPA1 0001 = RPB5			
ТЗСК	T3CKR	T3CKR<3:0>	0010 = RPB1 0011 = RPB11			
IC3	IC3R	IC3R<3:0>	0100 = RPB8 $0101 = RPA8^{(2)}$			
U1CTS	U1CTSR	U1CTSR<3:0>	$0110 = RPC8^{(2)}$ $0111 = RPA9^{(2)}$			
U2RX	U2RXR	U2RXR<3:0>	•			
SDI1	SDI1R	SDI1R<3:0>	• 1111 = Reserved			
INT2	INT2R	INT2R<3:0>	0000 = RPA2			
T4CK	T4CKR	T4CKR<3:0>	0001 = RPB6 0010 = RPA4			
IC1	IC1R	IC1R<3:0>	0011 = RPB13			
IC5	IC5R	IC5R<3:0>	$0101 = \text{RPC6}^{(2)}$			
U1RX	U1RXR	U1RXR<3:0>	$-0110 = \text{RPC1}^{(1)}$ 0111 = RPC3(1)			
U2CTS	U2CTSR	U2CTSR<3:0>	1000 = Reserved			
SDI2	SDI2R	SDI2R<3:0>				
OCFB	OCFBR	OCFBR<3:0>	• 1111 = Reserved			
INT1	INT1R	INT1R<3:0>	0000 = RPA3 0001 = RPB14			
T5CK	T5CKR	T5CKR<3:0>				
IC2	IC2R	IC2R<3:0>	$0101 = RPC9^{(1)}$ $0110 = RPC2^{(2)}$ $0111 = RPC4^{(2)}$			
<del>SS2</del>	SS2R	SS2R<3:0>	1000 = Reserved			
OCFA	OCFAR	OCFAR<3:0>	· 1111 = Reserved			

Note 1: This pin is not available on 28-pin devices.

2: This pin is only available on 44-pin devices.

#### TABLE 11-5: PORTC REGISTER MAP

ess	_		Bits									(0							
Virtual Addr (BF88_#)	Register Name <sup>(1,2</sup> )	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6200		31:16	_	—	—	—	_	—	—	—	—	—	—	—	—	—	_	—	0000
0200	ANOLLO	15:0	_	—			—	—	—	—	—	—	—	—	ANSC3 <sup>(4)</sup>	ANSC2 <sup>(3)</sup>	ANSC1	ANSC0	000F
6210	TRISC	31:16	—	—	—		—	—	—	—	—	—	—	—		—	_	—	0000
0210	11100	15:0	_	—			—	—	TRISC9	TRISC8 <sup>(3)</sup>	TRISC7 <sup>(3)</sup>	TRISC6 <sup>(3)</sup>	TRISC5 <sup>(3)</sup>	TRISC4 <sup>(3)</sup>	TRISC3	TRISC2 <sup>(3)</sup>	TRISC1	TRISC0	03FF
6220	PORTC	31:16	_	—			—	—		—	—	—	—						0000
0220	1 OKTO	15:0	_	—			—	—	RC9	RC8 <sup>(3)</sup>	RC7 <sup>(3)</sup>	RC6 <sup>(3)</sup>	RC5 <sup>(3)</sup>	RC4 <sup>(3)</sup>	RC3	RC2 <sup>(3)</sup>	RC1	RC0	xxxx
6230	LATC	31:16	_	—			—	—		—	—	—	—	—		—		—	0000
0200	L/ (I O	15:0	_	—			—	—	LATC9	LATC8 <sup>(3)</sup>	LATC7 <sup>(3)</sup>	LATC6 <sup>(3)</sup>	LATC5 <sup>(3)</sup>	LATC4 <sup>(3)</sup>	LATC3	LATC2 <sup>(3)</sup>	LATC1	LATC0	xxxx
6240	ODCC	31:16	_	—			—	—		—	—	—	—	—		—		—	0000
0240	ODCC	15:0	_	—			—	—	ODCC9	ODCC8 <sup>(3)</sup>	ODCC7 <sup>(3)</sup>	ODCC6 <sup>(3)</sup>	ODCC5 <sup>(3)</sup>	ODCC4 <sup>(3)</sup>	ODCC3	ODCC2 <sup>(3)</sup>	ODCC1	ODCC0	0000
6250	CNDUC	31:16	_	—			—	—		—	—	—	—	—		—		—	0000
0230	CINFUC	15:0	_	—			—	—	CNPUC9	CNPUC8 <sup>(3)</sup>	CNPUC7 <sup>(3)</sup>	CNPUC6 <sup>(3)</sup>	CNPUC5 <sup>(3)</sup>	CNPUC4 <sup>(3)</sup>	CNPUC3	CNPUC2 <sup>(3)</sup>	CNPUC1	CNPUC0	0000
6260		31:16	_	—		—	—	—		_	—	_	—	_	_	—	_	—	0000
0200	CINFDC	15:0	_	—		—	—	—	CNPDC9	CNPDC8 <sup>(3)</sup>	CNPDC7 <sup>(3)</sup>	CNPDC6 <sup>(3)</sup>	CNPDC5 <sup>(3)</sup>	CNPDC4 <sup>(3)</sup>	CNPDC3	CNPDC2 <sup>(3)</sup>	CNPDC1	CNPDC0	0000
6270	CNCONC	31:16	_	—		—	—	—		_	—	_	—	_	_	—	_	—	0000
0270	CINCOINC	15:0	ON	—	SIDL	—	—	—		_	—	_	—	_	_	—	_	—	0000
6000		31:16		_	—	—	_	—	—	—	—	—	—	—	_	—		_	0000
0200	CNENC	15:0		_	—	—	_	—	CNIEC9	CNIEC8 <sup>(3)</sup>	CNIEC7 <sup>(3)</sup>	CNIEC6 <sup>(3)</sup>	CNIEC5 <sup>(3)</sup>	CNIEC4 <sup>(3)</sup>	CNIEC3	CNIEC2 <sup>(3)</sup>	CNIEC1	CNIEC0	0000
6200	CNOTATO	31:16		_	—	_	_	—	_	—	—	—	_	—	_	—	_	_	0000
6290	CINSTATC	15:0		_	—	_	_	—	CNSTATC9	CNSTATC8(3)	CNSTATC7(3)	CNSTATC6(3)	CNSTATC5(3)	CNSTATC4(3)	CNSTATC3	CNSTATC2(3)	CNSTATC1	CNSTATCO	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

2: PORTC is not available on 28-pin devices.

3: This bit is only available on 44-pin devices.

4: This bit is only available on USB-enabled devices with 36 or 44 pins.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	_	_		—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	—	SIDL	_	_		—	—
7:0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
			OC32	OCFLT <sup>(2)</sup>	OCTSEL		OCM<2:0>	

### REGISTER 16-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Output Compare Peripheral On bit<sup>(1)</sup>
  - 1 = Output Compare peripheral is enabled
  - 0 = Output Compare peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
  - 1 = Discontinue module operation when the device enters Idle mode
  - 0 = Continue module operation when the device enters Idle mode

#### bit 12-6 Unimplemented: Read as '0'

- bit 5 OC32: 32-bit Compare Mode bit
  - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisons to the 32-bit timer source 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 OCFLT: PWM Fault Condition Status bit<sup>(2)</sup>
  - 1 = PWM Fault condition has occurred (cleared in hardware only)
  - 0 = No PWM Fault condition has occurred
- bit 3 **OCTSEL:** Output Compare Timer Select bit
  - 1 = Timer3 is the clock source for this Output Compare module
  - 0 = Timer2 is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
  - 111 = PWM mode on OCx; Fault pin enabled
  - 110 = PWM mode on OCx; Fault pin disabled
  - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
  - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
  - 011 = Compare event toggles OCx pin
  - 010 = Initialize OCx pin high; compare event forces OCx pin low
  - 001 = Initialize OCx pin low; compare event forces OCx pin high
  - 000 = Output compare peripheral is disabled but continues to draw current

## **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

**2:** This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

### REGISTER 17-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)

- bit 5 MSTEN: Master Mode Enable bit
  - 1 = Master mode
  - 0 = Slave mode
- bit 4 DISSDI: Disable SDI bit
  - 1 = SDI pin is not used by the SPI module (pin is controlled by PORT function)
  - 0 = SDI pin is controlled by the SPI module
- bit 3-2 STXISEL<1:0>: SPI Transmit Buffer Empty Interrupt Mode bits
  - 11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
  - 10 = Interrupt is generated when the buffer is empty by one-half or more
  - 01 = Interrupt is generated when the buffer is completely empty
  - 00 = Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete
- bit 1-0 SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits
  - 11 = Interrupt is generated when the buffer is full
  - 10 = Interrupt is generated when the buffer is full by one-half or more
  - 01 = Interrupt is generated when the buffer is not empty
  - 00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit can only be written when the ON bit = 0.
  - 3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
  - 4: When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

## 21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time. Following are some of the key features of this module:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- · Provides calendar: day, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap vear correction
- · BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin



NOTES:

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

## 26.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
  - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt

#### 26.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P
31:24	—	—	—	CP	—	—	—	BWP
00.40	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P
23:10	—	—	—	—	—		>WP<8:6> <b>(3)</b>	
45.0	R/P	R/P	R/P	R/P	R/P	R/P	r-1	r-1
15:8		—	—					
7:0	r-1	r-1	r-1	R/P	R/P	R/P	R/P	R/P
		—	—	ICESEL	<1:0> <b>(2)</b>	JTAGEN <sup>(1)</sup>	DEBUG<1:0>	

#### REGISTER 27-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 Reserved: Write '0'

bit 30-29 Reserved: Write '1'

- bit 28 **CP:** Code-Protect bit
  - Prevents boot and program Flash memory from being read or modified by an external programming device. 1 = Protection is disabled

0 = Protection is enabled

bit 27-25 Reserved: Write '1'

bit 24 **BWP:** Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

1 = Boot Flash is writable

0 = Boot Flash is not writable

- bit 23-19 Reserved: Write '1'
- **Note 1:** This bit sets the value for the JTAGEN bit in the CFGCON register.
  - 2: The PGEC4/PGED4 pin pair is not available on all devices. Refer to the "**Pin Diagrams**" section for availability.
  - 3: The PWP<8:7> bits are only available on devices with 256 KB Flash.

DC CHARACT	ERISTICS		Standard O (unless oth Operating te	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Parameter No.	Typical <sup>(2)</sup>	Max.	Units		Conditions				
Idle Current (IIDLE): Core Off, Clock on Base Current (Notes 1, 4)									
DC30a	1	1.5	mA	4 MHz (Note 3)					
DC31a	2	3	mA		10 MHz				
DC32a	4	6	mA		20 MHz <b>(Note 3)</b>				
DC33a	5.5	8	mA		30 MHz (Note 3)				
DC34a	7.5	11	mA		40 MHz				
DC37a	100	_	μA	-40°C LPRC (31 k					
DC37b	250	—	μA	+25°C	(Note 3)				
DC37c	380	_	μA	+85°C					

#### TABLE 30-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** The test conditions for IIDLE current measurements are as follows:

Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
 OSC2/CLKO is configured as an I/O input pin

- UCD DLL as sillator is dischard if the LLCD readule is implemented
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core Halted), and SRAM data memory Wait states = 1  $\,$
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- 4: IIDLE electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

#### FIGURE 30-3: I/O TIMING CHARACTERISTICS



#### TABLE 30-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Ope (unless other Operating terr	erating Co wise state perature	ed) -40°C ≤ TA -40°C ≤ TA	<b>3V to 3.6\</b> ≤ +85°C fo ≤ +105°C	/ or Industria for V-temp	l
Param. No.	Symbol	Characteris	stics <sup>(2)</sup>	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
DO31	TioR	Port Output Rise Tir	Port Output Rise Time		5	15	ns	Vdd < 2.5V
					5	10	ns	VDD > 2.5V
DO32	TIOF	Port Output Fall Tim	e		5	15	ns	VDD < 2.5V
					5	10	ns	VDD > 2.5V
DI35	TINP	INTx Pin High or Lo	10	—	—	ns	—	
DI40	Trbp	CNx High or Low Ti	CNx High or Low Time (input)			_	TSYSCLK	_

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.







## 33.1 Package Marking Information (Continued)



### 44-Lead VTLA



### 44-Lead QFN



## 44-Lead TQFP



Example



## Example



## Example



## Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((a))
		can be found on the outer packaging for this package.
Note:	If the full N line, thus	Aicrochip part number cannot be marked on one line, it is carried over to the next limiting the number of available characters for customer-specific information.

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23	0.30	0.35	
Contact Length	L	0.50	0.55	0.70	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B