



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M4K™  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 40MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT  |
| Number of I/O              | 33  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V   |
| Data Converters            | A/D 13x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-TQFP   |
| Supplier Device Package    | 44-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f128d-v-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f128d-v-pt</a> |

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**TABLE 2: PIC32MX2XX 28/36/44-PIN USB FAMILY FEATURES**

| Device                          | Pins | Program Memory (KB) <sup>(1)</sup> | Data Memory (KB) | Remappable Peripherals |  |      |                       |                                    | Analog Comparators | USB On-The-Go (OTG) | I <sup>2</sup> C | PMP | DMA Channels<br>(Programmable/Dedicated) | CTMU | 10-bit 1 Msps ADC (Channels) | RTCC | I/O Pins | JTAG | Packages                        |
|---------------------------------|------|------------------------------------|------------------|------------------------|--|------|-----------------------|------------------------------------|--------------------|---------------------|------------------|-----|--|------|------------------------------|------|----------|------|---------------------------------|
|                                 |      |                                    |                  | Remappable Pins        | Timers <sup>(2)</sup> /Capture/Compare | UART | SPI <sup>(3)</sup> /S | External Interrupts <sup>(3)</sup> |                    |                     |                  |     |  |      |                              |      |          |      |                                 |
| PIC32MX210F016B                 | 28   | 16+3                               | 4                | 19                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 9                            | Y    | 19       | Y    | SOIC,<br>SSOP,<br>SPDIP,<br>QFN |
| PIC32MX210F016C                 | 36   | 16+3                               | 4                | 23                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 12                           | Y    | 25       | Y    | VTLA                            |
| PIC32MX210F016D                 | 44   | 16+3                               | 4                | 31                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 13                           | Y    | 33       | Y    | VTLA,<br>TQFP,<br>QFN           |
| PIC32MX220F032B                 | 28   | 32+3                               | 8                | 19                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 9                            | Y    | 19       | Y    | SOIC,<br>SSOP,<br>SPDIP,<br>QFN |
| PIC32MX220F032C                 | 36   | 32+3                               | 8                | 23                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 12                           | Y    | 23       | Y    | VTLA                            |
| PIC32MX220F032D                 | 44   | 32+3                               | 8                | 31                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 13                           | Y    | 33       | Y    | VTLA,<br>TQFP,<br>QFN           |
| PIC32MX230F064B                 | 28   | 64+3                               | 16               | 19                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 9                            | Y    | 19       | Y    | SOIC,<br>SSOP,<br>SPDIP,<br>QFN |
| PIC32MX230F064C                 | 36   | 64+3                               | 16               | 23                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 12                           | Y    | 23       | Y    | VTLA                            |
| PIC32MX230F064D                 | 44   | 64+3                               | 16               | 31                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 13                           | Y    | 33       | Y    | VTLA,<br>TQFP,<br>QFN           |
| PIC32MX250F128B                 | 28   | 128+3                              | 32               | 19                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 9                            | Y    | 19       | Y    | SOIC,<br>SSOP,<br>SPDIP,<br>QFN |
| PIC32MX250F128C                 | 36   | 128+3                              | 32               | 23                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 12                           | Y    | 23       | Y    | VTLA                            |
| PIC32MX250F128D                 | 44   | 128+3                              | 32               | 31                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 13                           | Y    | 33       | Y    | VTLA,<br>TQFP,<br>QFN           |
| PIC32MX230F256B                 | 28   | 256+3                              | 16               | 20                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 9                            | Y    | 19       | Y    | SOIC,<br>SSOP,<br>SPDIP,<br>QFN |
| PIC32MX230F256D                 | 44   | 256+3                              | 16               | 31                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 13                           | Y    | 33       | Y    | VTLA,<br>TQFP,<br>QFN           |
| PIC32MX270F256B                 | 28   | 256+3                              | 64               | 19                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 9                            | Y    | 19       | Y    | SOIC,<br>SSOP,<br>SPDIP,<br>QFN |
| PIC32MX270F256D                 | 44   | 256+3                              | 64               | 31                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 13                           | Y    | 33       | Y    | VTLA,<br>TQFP,<br>QFN           |
| PIC32MX270F256DB <sup>(4)</sup> | 44   | 256+3                              | 64               | 31                     | 5/5/5                                  | 2    | 2                     | 5                                  | 3                  | Y                   | 2                | Y   | 4/2                                      | Y    | 13                           | Y    | 33       | Y    | VTLA,<br>TQFP,<br>QFN           |

**Note 1:** This device features 3 KB of boot Flash memory.

**2:** Four out of five timers are remappable.

**3:** Four out of five external interrupts are remappable.

**4:** This PIC32 device is targeted to specific audio software packages that are tracked for licensing royalty purposes. All peripherals and electrical characteristics are identical to their corresponding base part numbers.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**TABLE 6: PIN NAMES FOR 28-PIN USB DEVICES**

| 28-PIN QFN (TOP VIEW) <sup>(1,2,3,4)</sup>   |  |       |  |
|--|--|-------|--|
| <b>PIC32MX210F016B</b><br><b>PIC32MX220F032B</b><br><b>PIC32MX230F064B</b><br><b>PIC32MX230F256B</b><br><b>PIC32MX250F128B</b><br><b>PIC32MX270F256B</b> |  | 28    | 1  |
| Pin #  | Full Pin Name                              | Pin # | Full Pin Name                                    |
| 1  | PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0  | 15    | TDO/RPB9/SDA1/CTED4/PMD3/RB9                     |
| 2  | PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1 | 16    | VSS  |
| 3  | AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2  | 17    | VCAP   |
| 4  | AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3    | 18    | PGED2/RPB10/D+/CTED11/RB10                       |
| 5  | VSS  | 19    | PGEC2/RPB11/D-/RB11                              |
| 6  | OSC1/CLKI/RPA2/RA2                         | 20    | VUSB3V3  |
| 7  | OSC2/CLKO/RPA3/PMA0/RA3                    | 21    | AN11/RPB13/CTPLS/PMRD/RB13                       |
| 8  | SOSCI/RPB4/RB4                             | 22    | CVREFOUT/AN10/C3INB/RPB14/VBUSEN/SCK1/CTED5/RB14 |
| 9  | SOSCO/RPA4/T1CK/CTED9/PMA1/RA4             | 23    | AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15            |
| 10   | VDD  | 24    | AVSS   |
| 11   | TMS/RPB5/USBID/RB5                         | 25    | AVDD   |
| 12   | VBUS                                       | 26    | MCLR   |
| 13   | TDI/RPB7/CTED3/PMD5/INT0/RB7               | 27    | PGED3/VREF-/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0 |
| 14   | TCK/RPB8/SCL1/CTED10/PMD4/RB8              | 28    | PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1       |

- Note**
- 1: The RPN pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 11.3 “Peripheral Pin Select”** for restrictions.
  - 2: Every I/O port pin (RAX-RCx) can be used as a change notification pin (CNAX-CNCx). See **Section 11.0 “I/O Ports”** for more information.
  - 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to VSS externally.
  - 4: Shaded pins are 5V tolerant.





# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name | Pin Number <sup>(1)</sup> |                          |                   |                        | Pin Type | Buffer Type | Description                       |
|----------|---------------------------|--------------------------|-------------------|------------------------|----------|-------------|-----------------------------------|
|          | 28-pin QFN                | 28-pin SSOP/ SPDIP/ SOIC | 36-pin VTLA       | 44-pin QFN/ TQFP/ VTLA |          |             |                                   |
| OC1      | PPS                       | PPS                      | PPS               | PPS                    | O        | —           | Output Compare Output 1           |
| OC2      | PPS                       | PPS                      | PPS               | PPS                    | O        | —           | Output Compare Output 2           |
| OC3      | PPS                       | PPS                      | PPS               | PPS                    | O        | —           | Output Compare Output 3           |
| OC4      | PPS                       | PPS                      | PPS               | PPS                    | O        | —           | Output Compare Output 4           |
| OC5      | PPS                       | PPS                      | PPS               | PPS                    | O        | —           | Output Compare Output 5           |
| OCFA     | PPS                       | PPS                      | PPS               | PPS                    | I        | ST          | Output Compare Fault A Input      |
| OCFB     | PPS                       | PPS                      | PPS               | PPS                    | I        | ST          | Output Compare Fault B Input      |
| INT0     | 13                        | 16                       | 17                | 43                     | I        | ST          | External Interrupt 0              |
| INT1     | PPS                       | PPS                      | PPS               | PPS                    | I        | ST          | External Interrupt 1              |
| INT2     | PPS                       | PPS                      | PPS               | PPS                    | I        | ST          | External Interrupt 2              |
| INT3     | PPS                       | PPS                      | PPS               | PPS                    | I        | ST          | External Interrupt 3              |
| INT4     | PPS                       | PPS                      | PPS               | PPS                    | I        | ST          | External Interrupt 4              |
| RA0      | 27                        | 2                        | 33                | 19                     | I/O      | ST          | PORTA is a bidirectional I/O port |
| RA1      | 28                        | 3                        | 34                | 20                     | I/O      | ST          |                                   |
| RA2      | 6                         | 9                        | 7                 | 30                     | I/O      | ST          |                                   |
| RA3      | 7                         | 10                       | 8                 | 31                     | I/O      | ST          |                                   |
| RA4      | 9                         | 12                       | 10                | 34                     | I/O      | ST          |                                   |
| RA7      | —                         | —                        | —                 | 13                     | I/O      | ST          |                                   |
| RA8      | —                         | —                        | —                 | 32                     | I/O      | ST          |                                   |
| RA9      | —                         | —                        | —                 | 35                     | I/O      | ST          |                                   |
| RA10     | —                         | —                        | —                 | 12                     | I/O      | ST          |                                   |
| RB0      | 1                         | 4                        | 35                | 21                     | I/O      | ST          | PORTB is a bidirectional I/O port |
| RB1      | 2                         | 5                        | 36                | 22                     | I/O      | ST          |                                   |
| RB2      | 3                         | 6                        | 1                 | 23                     | I/O      | ST          |                                   |
| RB3      | 4                         | 7                        | 2                 | 24                     | I/O      | ST          |                                   |
| RB4      | 8                         | 11                       | 9                 | 33                     | I/O      | ST          |                                   |
| RB5      | 11                        | 14                       | 15                | 41                     | I/O      | ST          |                                   |
| RB6      | 12 <sup>(2)</sup>         | 15 <sup>(2)</sup>        | 16 <sup>(2)</sup> | 42 <sup>(2)</sup>      | I/O      | ST          |                                   |
| RB7      | 13                        | 16                       | 17                | 43                     | I/O      | ST          |                                   |
| RB8      | 14                        | 17                       | 18                | 44                     | I/O      | ST          |                                   |
| RB9      | 15                        | 18                       | 19                | 1                      | I/O      | ST          |                                   |
| RB10     | 18                        | 21                       | 24                | 8                      | I/O      | ST          |                                   |
| RB11     | 19                        | 22                       | 25                | 9                      | I/O      | ST          |                                   |
| RB12     | 20 <sup>(2)</sup>         | 23 <sup>(2)</sup>        | 26 <sup>(2)</sup> | 10 <sup>(2)</sup>      | I/O      | ST          |                                   |
| RB13     | 21                        | 24                       | 27                | 11                     | I/O      | ST          |                                   |
| RB14     | 22                        | 25                       | 28                | 14                     | I/O      | ST          |                                   |
| RB15     | 23                        | 26                       | 29                | 15                     | I/O      | ST          |                                   |

**Legend:** CMOS = CMOS compatible input or output  
ST = Schmitt Trigger input with CMOS levels  
TTL = TTL input buffer


Analog = Analog input  
O = Output  
PPS = Peripheral Pin Select

P = Power  
I = Input  
— = N/A

- Note 1:** Pin numbers are provided for reference only. See the “Pin Diagrams” section for device pin availability.  
**2:** Pin number for PIC32MX1XX devices only.  
**3:** Pin number for PIC32MX2XX devices only.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION**



## 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μF to 47 μF. This capacitor should be located as close to the device as possible.

## 2.3 Capacitor on Internal Voltage Regulator (VCAP)

### 2.3.1 INTERNAL REGULATOR MODE

A low-ESR (3 ohm) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **30.0 “Electrical Characteristics”** for additional information on CEFC specifications.

## 2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:


- Device Reset
- Device programming and debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (V<sub>IH</sub> and V<sub>IL</sub>) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

**FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS**




## 2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**FIGURE 4-5: MEMORY MAP ON RESET FOR PIC32MX170/270 DEVICES (64 KB RAM, 256 KB FLASH)**





# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0<br>—       | U-0<br>—       | U-0<br>—       | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | IP03<2:0>      |                |                |                |                |                | IS03<1:0>     |               |
| 23:16     | U-0<br>—       | U-0<br>—       | U-0<br>—       | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | IP02<2:0>      |                |                |                |                |                | IS02<1:0>     |               |
| 15:8      | U-0<br>—       | U-0<br>—       | U-0<br>—       | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | IP01<2:0>      |                |                |                |                |                | IS01<1:0>     |               |
| 7:0       | U-0<br>—       | U-0<br>—       | U-0<br>—       | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | IP00<2:0>      |                |                |                |                |                | IS00<1:0>     |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-29 **Unimplemented:** Read as '0'

bit 28-26 **IP03<2:0>**: Interrupt Priority bits

111 = Interrupt priority is 7

.

.

.

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 25-24 **IS03<1:0>**: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 23-21 **Unimplemented:** Read as '0'

bit 20-18 **IP02<2:0>**: Interrupt Priority bits

111 = Interrupt priority is 7

.

.

.

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 17-16 **IS02<1:0>**: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 15-13 **Unimplemented:** Read as '0'

bit 12-10 **IP01<2:0>**: Interrupt Priority bits

111 = Interrupt priority is 7

.

.

.

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

**Note:** This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**REGISTER 9-12: DCHxSSIZ: DMA CHANNEL 'x' SOURCE SIZE REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHSSIZ<15:8>   |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHSSIZ<7:0>    |                |                |                |                |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **CHSSIZ<15:0>**: Channel Source Size bits

1111111111111111 = 65,535 byte source size

.

.

.

0000000000000010 = 2 byte source size

0000000000000001 = 1 byte source size

0000000000000000 = 65,536 byte source size

**REGISTER 9-13: DCHxDSIZ: DMA CHANNEL 'x' DESTINATION SIZE REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHDSIZ<15:8>   |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHDSIZ<7:0>    |                |                |                |                |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **CHDSIZ<15:0>**: Channel Destination Size bits

1111111111111111 = 65,535 byte destination size

.

.

.

0000000000000010 = 2 byte destination size

0000000000000001 = 1 byte destination size

0000000000000000 = 65,536 byte destination size

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

## REGISTER 10-6: U1IR: USB INTERRUPT REGISTER

| Bit Range | Bit 31/23/15/7        | Bit 30/22/14/6                        | Bit 29/21/13/5                        | Bit 28/20/12/4       | Bit 27/19/11/3                     | Bit 26/18/10/2      | Bit 25/17/9/1                | Bit 24/16/8/0  |
|-----------|-----------------------|---------------------------------------|---------------------------------------|----------------------|------------------------------------|---------------------|------------------------------|--|
| 31:24     | U-0<br>—              | U-0<br>—                              | U-0<br>—                              | U-0<br>—             | U-0<br>—                           | U-0<br>—            | U-0<br>—                     | U-0<br>—   |
| 23:16     | U-0<br>—              | U-0<br>—                              | U-0<br>—                              | U-0<br>—             | U-0<br>—                           | U-0<br>—            | U-0<br>—                     | U-0<br>—   |
| 15:8      | U-0<br>—              | U-0<br>—                              | U-0<br>—                              | U-0<br>—             | U-0<br>—                           | U-0<br>—            | U-0<br>—                     | U-0<br>—   |
| 7:0       | R/WC-0, HS<br>STALLIF | R/WC-0, HS<br>ATTACHIF <sup>(1)</sup> | R/WC-0, HS<br>RESUMEIF <sup>(2)</sup> | R/WC-0, HS<br>IDLEIF | R/WC-0, HS<br>TRNIF <sup>(3)</sup> | R/WC-0, HS<br>SOFIF | R-0<br>UERRIF <sup>(4)</sup> | R/WC-0, HS<br>URSTIF <sup>(5)</sup><br>DETACHIF <sup>(6)</sup> |

|                   |                         |  |
|-------------------|-------------------------|--|
| <b>Legend:</b>    | WC = Write '1' to clear | HS = Hardware Settable bit                   |
| R = Readable bit  | W = Writable bit        | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set        | '0' = Bit is cleared      x = Bit is unknown |

bit 31-8 **Unimplemented:** Read as '0'

bit 7 **STALLIF:** STALL Handshake Interrupt bit

1 = In Host mode a STALL handshake was received during the handshake phase of the transaction  
In Device mode a STALL handshake was transmitted during the handshake phase of the transaction  
0 = STALL handshake has not been sent

bit 6 **ATTACHIF:** Peripheral Attach Interrupt bit<sup>(1)</sup>

1 = Peripheral attachment was detected by the USB module  
0 = Peripheral attachment was not detected

bit 5 **RESUMEIF:** Resume Interrupt bit<sup>(2)</sup>

1 = K-State is observed on the D+ or D- pin for 2.5  $\mu$ s  
0 = K-State is not observed

bit 4 **IDLEIF:** Idle Detect Interrupt bit

1 = Idle condition detected (constant Idle state of 3 ms or more)  
0 = No Idle condition detected

bit 3 **TRNIF:** Token Processing Complete Interrupt bit<sup>(3)</sup>

1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information  
0 = Processing of current token not complete

bit 2 **SOFIF:** SOF Token Interrupt bit

1 = SOF token received by the peripheral or the SOF threshold reached by the host  
0 = SOF token was not received nor threshold reached

bit 1 **UERRIF:** USB Error Condition Interrupt bit<sup>(4)</sup>

1 = Unmasked error condition has occurred  
0 = Unmasked error condition has not occurred

bit 0 **URSTIF:** USB Reset Interrupt bit (Device mode)<sup>(5)</sup>

1 = Valid USB Reset has occurred  
0 = No USB Reset has occurred

**DETACHIF:** USB Detach Interrupt bit (Host mode)<sup>(6)</sup>

1 = Peripheral detachment was detected by the USB module  
0 = Peripheral detachment was not detected

**Note 1:** This bit is valid only if the HOSTEN bit is set (see Register 10-11), there is no activity on the USB for 2.5  $\mu$ s, and the current bus state is not SE0.

**2:** When not in Suspend mode, this interrupt should be disabled.

**3:** Clearing this bit will cause the STAT FIFO to advance.

**4:** Only error conditions enabled through the U1EIE register will set this bit.

**5:** Device mode.

**6:** Host mode.

TABLE 11-6: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

| Virtual Address<br>(BF80_#) | Register<br>Name | Bit Range | Bits  |       |       |       |       |       |      |      |      |      |      |      |               |      |      |      | All Resets |
|-----------------------------|------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|---------------|------|------|------|------------|
|                             |                  |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3          | 18/2 | 17/1 | 16/0 |            |
| FA54                        | U1CTSR           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —             | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | U1CTSR<3:0>   |      |      |      | 0000       |
| FA58                        | U2RXR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —             | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | U2RXR<3:0>    |      |      |      | 0000       |
| FA5C                        | U2CTSR           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —             | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | U2CTSR<3:0>   |      |      |      | 0000       |
| FA84                        | SDI1R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —             | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | SDI1R<3:0>    |      |      |      | 0000       |
| FA88                        | SS1R             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —             | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | SS1R<3:0>     |      |      |      | 0000       |
| FA90                        | SDI2R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —             | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | SDI2R<3:0>    |      |      |      | 0000       |
| FA94                        | SS2R             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —             | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | SS2R<3:0>     |      |      |      | 0000       |
| FAB8                        | REFCLKIR         | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —             | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | REFCLKIR<3:0> |      |      |      | 0000       |

TABLE 11-7: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

| Virtual Address<br>(BF80_#) | Register<br>Name     | Bit Range | Bits  |       |       |       |       |       |      |      |      |      |      |      |           |      |      |      | All Resets |
|-----------------------------|----------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|-----------|------|------|------|------------|
|                             |                      |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3      | 18/2 | 17/1 | 16/0 |            |
| FB8C                        | RPC8R <sup>(1)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —         | —    | —    | —    | 0000       |
|                             |                      | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPC8<3:0> |      |      |      | 0000       |
| FB90                        | RPC9R <sup>(3)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —         | —    | —    | —    | 0000       |
|                             |                      | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPC9<3:0> |      |      |      | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note**
- 1: This register is only available on 44-pin devices.
  - 2: This register is only available on PIC32MX1XX devices.
  - 3: This register is only available on 36-pin and 44-pin devices.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

---

## REGISTER 21-2: RTCALRM: RTC ALARM CONTROL REGISTER (CONTINUED)

bit 7-0 **ARPT<7:0>**: Alarm Repeat Counter Value bits<sup>(2)</sup>

11111111 = Alarm will trigger 256 times

•  
•  
•

00000000 = Alarm will trigger one time

The counter decrements on any alarm event. The counter only rolls over from 0x00 to 0xFF if CHIME = 1.

- Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.
- 2:** This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
- 3:** This assumes a CPU read will execute in less than 32 PBCLKs.

|   |
|---|
| <b>Note:</b> This register is reset only on a Power-on Reset (POR). |
|---|

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

---

NOTES:

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

---

## 29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

## 29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

## 29.9 PICkit 3 In-Circuit Debugger/Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming™ (ICSP™).

## 29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.



# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**TABLE 30-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS**

| DC CHARACTERISTICS |                 |  | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ for V-temp |                        |                      |        |   |
|--------------------|-----------------|--|--|------------------------|----------------------|--------|---|
| Param. No.         | Symbol          | Characteristics  | Min.   | Typical <sup>(1)</sup> | Max.                 | Units  | Conditions  |
| DI10               | V <sub>IL</sub> | <b>Input Low Voltage</b><br>I/O Pins with PMP                        | V <sub>SS</sub>  | —                      | 0.15 V <sub>DD</sub> | V      | SMBus disabled<br>(Note 4)  |
| DI18               |                 | I/O Pins   | V <sub>SS</sub>  | —                      | 0.2 V <sub>DD</sub>  | V      |   |
| DI19               |                 | SDAx, SCLx   | V <sub>SS</sub>  | —                      | 0.3 V <sub>DD</sub>  | V      |   |
| DI19               |                 | SDAx, SCLx   | V <sub>SS</sub>  | —                      | 0.8                  | V      | SMBus enabled<br>(Note 4)   |
| DI20               | V <sub>IH</sub> | <b>Input High Voltage</b><br>I/O Pins not 5V-tolerant <sup>(5)</sup> | 0.65 V <sub>DD</sub>   | —                      | V <sub>DD</sub>      | V      | (Note 4,6)  |
|                    |                 | I/O Pins 5V-tolerant with PMP <sup>(5)</sup>                         | 0.25 V <sub>DD</sub> + 0.8V  | —                      | 5.5                  | V      | (Note 4,6)  |
| DI28               |                 | I/O Pins 5V-tolerant <sup>(5)</sup><br>SDAx, SCLx                    | 0.65 V <sub>DD</sub><br>0.65 V <sub>DD</sub>   | —<br>—                 | 5.5<br>5.5           | V<br>V | SMBus disabled<br>(Note 4,6)  |
| DI29               |                 | SDAx, SCLx   | 2.1  | —                      | 5.5                  | V      | SMBus enabled,<br>2.3V ≤ V <sub>PIN</sub> ≤ 5.5<br>(Note 4,6)                   |
| DI30               | ICNPU           | <b>Change Notification Pull-up Current</b>                           | —  | —                      | -50                  | μA     | V <sub>DD</sub> = 3.3V, V <sub>PIN</sub> = V <sub>SS</sub><br>(Note 3,6)        |
| DI31               | ICNPD           | <b>Change Notification Pull-down Current<sup>(4)</sup></b>           | —  | —                      | -50                  | μA     | V <sub>DD</sub> = 3.3V, V <sub>PIN</sub> = V <sub>DD</sub>                      |
| DI50               | I <sub>IL</sub> | <b>Input Leakage Current (Note 3)</b><br>I/O Ports                   | —  | —                      | ±1                   | μA     | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>Pin at high-impedance |
| DI51               |                 | Analog Input Pins  | —  | —                      | ±1                   | μA     | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>Pin at high-impedance |
| DI55               |                 | MCLR <sup>(2)</sup>  | —  | —                      | ±1                   | μA     | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub>                            |
| DI56               |                 | OSC1   | —  | —                      | ±1                   | μA     | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>XT and HS modes       |

**Note 1:** Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3:** Negative current is defined as current sourced by the pin.
- 4:** This parameter is characterized, but not tested in manufacturing.
- 5:** See the “Pin Diagrams” section for the 5V-tolerant pins.
- 6:** The V<sub>IH</sub> specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic “high” internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External “input” logic inputs that require a pull-up source, to guarantee the minimum V<sub>IH</sub> of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**TABLE 30-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)**

| AC CHARACTERISTICS |         |                               |                        | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ for V-temp |      |               |   |
|--------------------|---------|-------------------------------|------------------------|---|------|---------------|---|
| Param. No.         | Symbol  | Characteristics               |                        | Min. <sup>(1)</sup>   | Max. | Units         | Conditions  |
| IM10               | TLO:SCL | Clock Low Time                | 100 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | —   |
|                    |         |                               | 400 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | —   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | —   |
| IM11               | THI:SCL | Clock High Time               | 100 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | —   |
|                    |         |                               | 400 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | —   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | —   |
| IM20               | TF:SCL  | SDAx and SCLx<br>Fall Time    | 100 kHz mode           | —   | 300  | ns            | Cb is specified to be<br>from 10 to 400 pF                  |
|                    |         |                               | 400 kHz mode           | $20 + 0.1 C_B$  | 300  | ns            |   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | —   | 100  | ns            |   |
| IM21               | TR:SCL  | SDAx and SCLx<br>Rise Time    | 100 kHz mode           | —   | 1000 | ns            | Cb is specified to be<br>from 10 to 400 pF                  |
|                    |         |                               | 400 kHz mode           | $20 + 0.1 C_B$  | 300  | ns            |   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | —   | 300  | ns            |   |
| IM25               | TSU:DAT | Data Input<br>Setup Time      | 100 kHz mode           | 250   | —    | ns            | —   |
|                    |         |                               | 400 kHz mode           | 100   | —    | ns            |   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | 100   | —    | ns            |   |
| IM26               | THD:DAT | Data Input<br>Hold Time       | 100 kHz mode           | 0   | —    | $\mu\text{s}$ | —   |
|                    |         |                               | 400 kHz mode           | 0   | 0.9  | $\mu\text{s}$ |   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | 0   | 0.3  | $\mu\text{s}$ |   |
| IM30               | TSU:STA | Start Condition<br>Setup Time | 100 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | Only relevant for<br>Repeated Start<br>condition            |
|                    |         |                               | 400 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ |   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ |   |
| IM31               | THD:STA | Start Condition<br>Hold Time  | 100 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | After this period, the<br>first clock pulse is<br>generated |
|                    |         |                               | 400 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ |   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ |   |
| IM33               | TSU:STO | Stop Condition<br>Setup Time  | 100 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ | —   |
|                    |         |                               | 400 kHz mode           | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ |   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | $TPB * (BRG + 2)$   | —    | $\mu\text{s}$ |   |
| IM34               | THD:STO | Stop Condition<br>Hold Time   | 100 kHz mode           | $TPB * (BRG + 2)$   | —    | ns            | —   |
|                    |         |                               | 400 kHz mode           | $TPB * (BRG + 2)$   | —    | ns            |   |
|                    |         |                               | 1 MHz mode<br>(Note 2) | $TPB * (BRG + 2)$   | —    | ns            |   |

**Note 1:** BRG is the value of the I<sup>2</sup>C Baud Rate Generator.

**2:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** The typical value for this parameter is 104 ns.

# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

**FIGURE 30-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS**  
(ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)




FIGURE 32-6: TYPICAL FRC FREQUENCY @ V<sub>DD</sub> = 3.3V




FIGURE 32-7: TYPICAL LPRC FREQUENCY @ V<sub>DD</sub> = 3.3V






FIGURE 32-8: TYPICAL CTMU TEMPERATURE DIODE FORWARD VOLTAGE



# PIC32MX1XX/2XX 28/36/44-PIN FAMILY

## 36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-187C Sheet 1 of 2