

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Dectano	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	33
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx250f128dt-50i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 8: **PIN NAMES FOR 36-PIN USB DEVICES**

36-PIN VTLA (TOP VIEW)^(1,2,3,5)

PIC32MX210F016C

	PIC32MX220F032C PIC32MX230F064C PIC32MX250F128C		
			36
			1
Pin #	Full Pin Name	Pin #	Full Pin Name
1	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2	19	TDO/RPB9/SDA1/CTED4/PMD3/RB9
2	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3	20	RPC9/CTED7/RC9
3	PGED4 ⁽⁴⁾ /AN6/RPC0/RC0	21	Vss
4	PGEC4 ⁽⁴⁾ /AN7/RPC1/RC1	22	VCAP
5	VDD	23	VDD
6	Vss	24	PGED2/RPB10/D+/CTED11/RB10
7	OSC1/CLKI/RPA2/RA2	25	PGEC2/RPB11/D-/RB11
8	OSC2/CLKO/RPA3/PMA0/RA3	26	VUSB3V3
9	SOSCI/RPB4/RB4	27	AN11/RPB13/CTPLS/PMRD/RB13
10	SOSCO/RPA4/T1CK/CTED9/PMA1/RA4	28	CVREFOUT/AN10/C3INB/RPB14/VBUSON/SCK1/CTED5/RB14
11	AN12/RPC3/RC3	29	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
12	Vss	30	AVss
13	Vdd	31	AVdd
14	VDD	32	MCLR
15	TMS/RPB5/USBID/RB5	33	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0
16	VBUS	34	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1
17	TDI/RPB7/CTED3/PMD5/INT0/RB7	35	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0
18	TCK/RP88/SCL1/CTED10/PM04/RB8	36	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1

Note The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 11.3 "Peripheral Pin 1: Select" for restrictions.

Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 "I/O Ports" for more information. 2:

The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally. 3:

4: This pin function is not available on PIC32MX210F016C and PIC32MX120F032C devices.

5: Shaded pins are 5V tolerant.

		Pin Nu	mber ⁽¹⁾	-			
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description
OC1	PPS	PPS	PPS	PPS	0		Output Compare Output 1
OC2	PPS	PPS	PPS	PPS	0	_	Output Compare Output 2
OC3	PPS	PPS	PPS	PPS	0	—	Output Compare Output 3
OC4	PPS	PPS	PPS	PPS	0	_	Output Compare Output 4
OC5	PPS	PPS	PPS	PPS	0	_	Output Compare Output 5
OCFA	PPS	PPS	PPS	PPS	I	ST	Output Compare Fault A Input
OCFB	PPS	PPS	PPS	PPS	I	ST	Output Compare Fault B Input
INT0	13	16	17	43	I	ST	External Interrupt 0
INT1	PPS	PPS	PPS	PPS	1	ST	External Interrupt 1
INT2	PPS	PPS	PPS	PPS	1	ST	External Interrupt 2
INT3	PPS	PPS	PPS	PPS	I	ST	External Interrupt 3
INT4	PPS	PPS	PPS	PPS	I	ST	External Interrupt 4
RA0	27	2	33	19	I/O	ST	PORTA is a bidirectional I/O port
RA1	28	3	34	20	I/O	ST	-
RA2	6	9	7	30	I/O	ST	-
RA3	7	10	8	31	I/O	ST	-
RA4	9	12	10	34	I/O	ST	-
RA7	_			13	I/O	ST	-
RA8				32	I/O	ST	-
RA9	<u> </u>		_	35	I/O	ST	-
RA10				12	I/O	ST	-
RB0	1	4	35	21	I/O	ST	PORTB is a bidirectional I/O port
RB1	2	5	36	22	I/O	ST	
RB2	3	6	1	23	I/O	ST	-
RB3	4	7	2	24	I/O	ST	-
RB4	8	11	9	33	I/O	ST	-
RB5	11	14	15	41	I/O	ST	-
RB6	12 ⁽²⁾	15 ⁽²⁾	16 ⁽²⁾	42(2)	I/O	ST	1
RB7	13	16	17	43	I/O	ST	4
RB8	18	10	18	44	I/O	ST	4
RB9	15	18	19	1	I/O	ST	4
RB10	18	21	24	8	I/O	ST	4
RB11	10	22	25	9	I/O	ST	4
RB12	20(2)	23(2)	26 ⁽²⁾	10 ⁽²⁾	I/O	ST	4
RB13	21	24	27	11	I/O	ST	4
RB14	21	25	28	14	I/O	ST	4
RB15	23	26	29	15	1/O	ST	4
	CMOS = C	-					Analog input P = Power
Leyena.	ST = Schm TTL = TTL	itt Trigger in				O = Outp	
Note 1:		-	led for refe	rence onlv.	See the		grams" section for device pin availabilit

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

3.0 CPU

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS60001113), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32). Resources for the MIPS32[®] M4K[®] Processor Core are available at: www.imgtec.com.


The MIPS32[®] M4K[®] Processor Core is the heart of the PIC32MX1XX/2XX family processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the destinations.

3.1 Features

- 5-stage pipeline
- 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 2)
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base
 - Atomic interrupt enable/disable
 - Bit field manipulation instructions

- MIPS16e[®] code compression
 - 16-bit encoding of 32-bit instructions to improve code density
 - Special PC-relative instructions for efficient loading of addresses and constants
 - SAVE and RESTORE macro instructions for setting up and tearing down stack frames within subroutines
 - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- · Simple dual bus interface
 - Independent 32-bit address and data buses
 - Transactions can be aborted to improve interrupt latency
- · Autonomous multiply/divide unit
 - Maximum issue rate of one 32x16 multiply per clock
 - Maximum issue rate of one 32x32 multiply every other clock
 - Early-in iterative divide. Minimum 11 and maximum 33 clock latency (dividend (*rs*) sign extension-dependent)
- Power control
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- EJTAG debug and instruction trace
 - Support for single stepping
 - Virtual instruction and data address/value
 - Breakpoints

FIGURE 3-1: MIPS32[®] M4K[®] PROCESSOR CORE BLOCK DIAGRAM



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R	R	R	R	R	R	R	R			
31:24	BMXDRMSZ<31:24>										
00.40	R	R	R	R	R	R	R	R			
23:16	BMXDRMSZ<23:16>										
45.0	R	R	R	R	R	R	R	R			
15:8	BMXDRMSZ<15:8>										
7.0	R	R	R	R	R	R	R	R			
7:0				BMXDR	MSZ<7:0>						

BMXDRMSZ: DATA RAM SIZE REGISTER REGISTER 4-5:

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes: 0x00001000 = Device has 4 KB RAM 0x00002000 = Device has 8 KB RAM 0x00004000 = Device has 16 KB RAM 0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM

REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit Bit Bit 28/20/12/4 27/19/11/3 26/18/10/2 25/2		Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	—	—	_	_	—	—	—			
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	_	_	_	_	BMXPUPBA<19:16>						
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0			
15:8	BMXPUPBA<15:8>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0				BMXPU	PBA<7:0>						

Legend:						
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 BMXPUPBA<10:0>: Read-Only bits This value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_		_	_	—	—	—			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_	_		_	_	_	—	—			
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
15:8	—	_	—	MVEC	_	TPC<2:0>					
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP			

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Legend:

Logona.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

bit 15-13 Unimplemented: Read as '0'

- bit 12 MVEC: Multi Vector Configuration bit
 - 1 = Interrupt controller configured for Multi-vectored mode
 - 0 = Interrupt controller configured for Single-vectored mode
- bit 11 Unimplemented: Read as '0'
- bit 10-8 **TPC<2:0>:** Interrupt Proximity Timer Control bits
 - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer
 - 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer
 - 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
 - 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer
 - 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
 - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
 - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer
 - 000 = Disables Interrupt Proximity timer

bit 7-5 Unimplemented: Read as '0'

- bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
 - 1 =Rising edge
 - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

- bit 18-16 **PLLMULT<2:0>:** Phase-Locked Loop (PLL) Multiplier bits
 - 111 = Clock is multiplied by 24
 - 110 = Clock is multiplied by 21
 - 101 = Clock is multiplied by 20
 - 100 = Clock is multiplied by 19
 - 011 = Clock is multiplied by 18
 - 010 = Clock is multiplied by 17
 - 001 = Clock is multiplied by 16
 - 000 =Clock is multiplied by 15
- bit 15 Unimplemented: Read as '0'
- bit 14-12 COSC<2:0>: Current Oscillator Selection bits
 - 111 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (OSCCON<26:24>)
 - 110 = Internal Fast RC (FRC) Oscillator divided by 16
 - 101 = Internal Low-Power RC (LPRC) Oscillator
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL)
 - 010 = Primary Oscillator (Posc) (XT, HS or EC)
 - 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
 - 000 = Internal Fast RC (FRC) Oscillator
- bit 11 Unimplemented: Read as '0'
- bit 10-8 NOSC<2:0>: New Oscillator Selection bits
 - 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits
 - 110 = Internal Fast RC Oscillator (FRC) divided by 16
 - 101 = Internal Low-Power RC (LPRC) Oscillator
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
 - 010 = Primary Oscillator (XT, HS or EC)
 - 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
 - 000 = Internal Fast Internal RC Oscillator (FRC)

On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).

bit 7 CLKLOCK: Clock Selection Lock Enable bit

If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):

- 1 = Clock and PLL selections are locked
- 0 = Clock and PLL selections are not locked and may be modified

If clock switching and monitoring is enabled (FCKSM<1:0> = 0x):

Clock and PLL selections are never locked and may be modified.

- bit 6 ULOCK: USB PLL Lock Status bit⁽¹⁾
 - 1 = The USB PLL module is in lock or USB PLL module start-up timer is satisfied
 - 0 =The USB PLL module is out of lock or USB PLL module start-up timer is in progress or the USB PLL is disabled
- bit 5 SLOCK: PLL Lock Status bit
 - 1 = The PLL module is in lock or PLL module start-up timer is satisfied
 - 0 = The PLL module is out of lock, the PLL start-up timer is running, or the PLL is disabled
- bit 4 SLPEN: Sleep Mode Enable bit
 - 1 = The device will enter Sleep mode when a WAIT instruction is executed
 - 0 = The device will enter Idle mode when a WAIT instruction is executed
- **Note 1:** This bit is only available on PIC32MX2XX devices.

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP (CONTINUED)

ess		ē					-			Bi	ts								s
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3280	DCH2CPTR	31:16	—	_	—	_		_		—		_	_			_	_		0000
5200	DONZOFIK	15:0								CHCPT	R<15:0>								0000
3290	DCH2DAT	31:16	_	_	—	—		_		—	_	_	—	_	—	_	_		0000
3290	DCHZDAI	15:0	_		_	_		-		-				CHPDA	AT<7:0>				0000
2240	DCH3CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
32A0	DCH3CON	15:0	CHBUSY	_	_	_				CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
3280	DCH3ECON	31:16	—	_	—	—	_	_	_	—				CHAIR	Q<7:0>				OOFF
5200		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
32C0	DCH3INT	31:16	—	—	—	—	-	_	-	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0200		15:0	—			_	—	_	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16 15:0	CHSSA<31:0>										0000						
		31:16												0000					
32E0	DCH3DSA	15:0								CHDSA	<31:0>								0000
0050	DOI 100017	31:16		_			_	_	_							_		_	0000
32FU	DCH3SSIZ	15:0								CHSSIZ	2<15:0>								0000
2200	DCH3DSIZ	31:16	—	—	—	—	_	—	_	—	_	—	—	—	—	_	—	_	0000
3300	DCH3D3IZ	15:0								CHDSIZ	2<15:0>								0000
3310	DCH3SPTR	31:16	—	_	—	_				_	—		_		_				0000
3310	DOI IJOF I K	15:0								CHSPTF	۲<15:0>								0000
3320	DCH3DPTR	31:16	—	_	—	—	_	_	_	—	_	_	—	—	—	_	—	_	0000
0020		15:0								CHDPT	R<15:0>								0000
3330	DCH3CSIZ	31:16	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0								CHCSIZ	2<15:0>								0000
3340	DCH3CPTR	31:16	_	—	—	—	_	—	_	—	—	—	—	—	—	—	—	_	0000
		15:0								CHCPT	≺<15:0>								0000
3350	DCH3DAT	31:16	—	_	—	_	_	_	—	_	_	—	—	-	— T :7 0:	—	—	—	0000
<u> </u>		15:0	—	—	—	—	—	—	—	_				CHPDA	AT<7:0>				0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

10.0 USB ON-THE-GO (OTG)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS60001126), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 Full-Speed and Low-Speed embedded host, Full-Speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 10-1.

The clock generator provides the 48 MHz clock required for USB Full-Speed and Low-Speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module. The PIC32 USB module includes the following features:

- · USB Full-Speed support for Host and Device
- Low-Speed Host support
- USB OTG support
- · Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- Integrated USB transceiver
- · Transaction handshaking performed by hardware
- · Endpoint buffering anywhere in system RAM
- · Integrated DMA to access system RAM and Flash
- Note: The implementation and use of the USB specifications, as well as other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc., also referred to as USB-IF (www.usb.org). The user is fully responsible for investigating and satisfying any applicable licensing obligations.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_				—		—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	—			-	—		—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	-	—	—	-	-	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7:0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE		VBUSVDIE

REGISTER 10-2: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-8 Unimplemented: Read as '0'

- bit 7 **IDIE:** ID Interrupt Enable bit
 - 1 = ID interrupt is enabled
 - 0 = ID interrupt is disabled

bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit

- 1 = 1 millisecond timer interrupt is enabled
- 0 = 1 millisecond timer interrupt is disabled

bit 5 LSTATEIE: Line State Interrupt Enable bit

- 1 = Line state interrupt is enabled
- 0 = Line state interrupt is disabled
- bit 4 ACTVIE: Bus Activity Interrupt Enable bit
 - 1 = Activity interrupt is enabled
 - 0 = Activity interrupt is disabled
- bit 3 SESVDIE: Session Valid Interrupt Enable bit
 - 1 = Session valid interrupt is enabled
 - 0 = Session valid interrupt is disabled
- bit 2 SESENDIE: B-Device Session End Interrupt Enable bit
 - 1 = B-Device session end interrupt is enabled
 - 0 = B-Device session end interrupt is disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 VBUSVDIE: A-Device VBUS Valid Interrupt Enable bit
 - 1 = A-Device VBUS valid interrupt is enabled
 - 0 = A-Device VBUS valid interrupt is disabled

REGISTER 20-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

- bit 4 Unimplemented: Read as '0' CS1P: Chip Select 0 Polarity bit⁽²⁾ bit 3 1 = Active-high (PMCS1) $0 = \text{Active-low}(\overline{PMCS1})$ bit 2 Unimplemented: Read as '0' bit 1 WRSP: Write Strobe Polarity bit For Slave Modes and Master mode 2 (MODE<1:0> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR) For Master mode 1 (MODE<1:0> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB) bit 0 RDSP: Read Strobe Polarity bit For Slave modes and Master mode 2 (MODE<1:0> = 00,01,10): 1 = Read Strobe active-high (PMRD) $0 = \text{Read Strobe active-low}(\overline{PMRD})$ For Master mode 1 (MODE<1:0> = 11): 1 = Read/write strobe active-high (PMRD/PMWR)
 - 0 = Read/write strobe active-low (PMRD/PMWR)
 - **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	_	_	—	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	_	_	—	_	_	—
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	PTEN14	_	_	—		PTEN<10:8>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				PTEN	<7:0>			

REGISTER 20-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-15 Unimplemented: Read as '0'

- bit 15-14 **PTEN14:** PMCS1 Address Port Enable bits
 - 1 = PMA14 functions as either PMA14 or PMCS1⁽¹⁾
 - 0 = PMA14 functions as port I/O
- bit 13-11 Unimplemented: Read as '0'
- bit 10-2 PTEN<10:2>: PMP Address Port Enable bits
 - 1 = PMA<10:2> function as PMP address lines
 - 0 = PMA<10:2> function as port I/O

bit 1-0 PTEN<1:0>: PMALH/PMALL Address Port Enable bits

- 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL⁽²⁾
- 0 = PMA1 and PMA0 pads functions as port I/O
- Note 1: The use of this pin as PMA14 or CS1 is selected by the CSF<1:0> bits in the PMCON register.
 - 2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits ADRMUX<1:0> in the PMCON register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31:24		-	_	-	_		_	_
00.40	U-0	U-0						
23:16	_	_	_	_	_	—	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	_	— — FORM<		ORM<2:0>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
7:0		SSRC<2:0>		CLRASAM		ASAM	SAMP ⁽²⁾	DONE ⁽³⁾

REGISTER 22-1: AD1CON1: ADC CONTROL REGISTER 1

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** ADC Operating Mode bit⁽¹⁾
 - 1 = ADC module is operating
 - 0 = ADC module is not operating
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation when the device enters Idle mode

bit 12-11 Unimplemented: Read as '0'

- bit 10-8 **FORM<2:0>:** Data Output Format bits
 - 111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000 0000)
 - 110 = Fractional 32-bit (DOUT = dddd dddd dd00 0000 0000 0000 0000)
 - 101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss sssd dddd dddd)
 - 100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)
 - 011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd dddd dd00 0000)
 - 010 = Fractional 16-bit (DOUT = 0000 0000 0000 0000 dddd dddd dd00 0000)

 - 000 =Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

- 111 = Internal counter ends sampling and starts conversion (auto convert)
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CTMU ends sampling and starts conversion
- 010 = Timer 3 period match ends sampling and starts conversion
- 001 = Active transition on INT0 pin ends sampling and starts conversion
- 000 = Clearing SAMP bit ends sampling and starts conversion
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ '0', this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	_	—		—	_			—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—		—	_	_	_	—
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15.6	-	—	SIDL	—	_	_		—
7:0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
7.0					_	C3OUT	C2OUT	C10UT

REGISTER 23-2: CMSTAT: COMPARATOR STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Control bit

1 = All Comparator modules are disabled when the device enters Idle mode

0 = All Comparator modules continue to operate when the device enters Idle mode

bit 12-3 Unimplemented: Read as '0'

bit 2 C3OUT: Comparator Output bit

- 1 = Output of Comparator 3 is a '1'
- 0 = Output of Comparator 3 is a '0'

bit 1 C2OUT: Comparator Output bit

- 1 = Output of Comparator 2 is a '1'
- 0 = Output of Comparator 2 is a '0'

bit 0 **C1OUT:** Comparator Output bit

- 1 = Output of Comparator 1 is a '1'
- 0 = Output of Comparator 1 is a '0'

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

26.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt

26.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

FIGURE 30-3: I/O TIMING CHARACTERISTICS




TABLE 30-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Ope (unless other Operating tem	wise state		≤ +85°C fc	or Industria		
Param. No.	Symbol Characteristics ⁽²⁾		stics ⁽²⁾	Min.	Typical ⁽¹⁾	Max.	Units	Conditions
DO31	TIOR	Port Output Rise Tir	ne		5	15	ns	Vdd < 2.5V
					5	10	ns	Vdd > 2.5V
DO32	TIOF	Port Output Fall Tim	е	_	5	15	ns	Vdd < 2.5V
					5	10	ns	VDD > 2.5V
DI35	Tinp	INTx Pin High or Low Time		10	_	_	ns	_
DI40	Trbp	CNx High or Low Tir	me (input)	2	_		TSYSCLK	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.


TABLE 30-39: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industri} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-tem} \end{array}$					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
PM11	Twr	PMWR Pulse Width	_	1 Трв	_	_	_
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	2 Трв		_	_
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	1 Трв		_	—

Note 1: These parameters are characterized, but not tested in manufacturing.

TABLE 30-40: OTG ELECTRICAL SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industria} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
USB313	VUSB3V3	USB Voltage	3.0		3.6	V	Voltage on VUSB3V3 must be in this range for proper USB operation
USB315	VILUSB	Input Low Voltage for USB Buffer	—	—	0.8	V	—
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	—	_	V	—
USB318	VDIFS	Differential Input Sensitivity	_	_	0.2	V	The difference between D+ and D- must exceed this value while VCM is met
USB319	VCM	Differential Common Mode Range	0.8		2.5	V	—
USB320	Zout	Driver Output Impedance	28.0	—	44.0	Ω	—
USB321	Vol	Voltage Output Low	0.0	_	0.3	V	1.425 kΩ load connected to VUSB3V3
USB322	Vон	Voltage Output High	2.8	_	3.6	V	1.425 kΩ load connected to ground



33.0 PACKAGING INFORMATION

33.1 Package Marking Information

28-Lead SOIC



28-Lead SPDIP



Example



Example



28-Lead SSOP



28-Lead QFN



Example




Example





Legenc	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.
Note:		Aicrochip part number cannot be marked on one line, it is carried over to the next limiting the number of available characters for customer-specific information.

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		44		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20 – –			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section	Update Description
4.0 "Memory Organization"	Added Memory Maps for the new devices (see Figure 4-3 and Figure 4-4).
	Removed the BMXCHEDMA bit from the Bus Matrix Register map (see Table 4-1).
	Added the REFOTRIM register, added the DIVSWEN bit to the REFOCON registers, added Note 4 to the ULOCK and SOSCEN bits and added the PBDIVRDY bit in the OSCCON register in the in the System Control Register map (see Table 4-16).
	Removed the ALTI2C1 and ALTI2C2 bits from the DEVCFG3 register and added Note 1 to the UPLLEN and UPLLIDIV<2:0> bits of the DEVCFG2 register in the Device Configuration Word Summary (see Table 4-17).
	Updated Note 1 in the Device and Revision ID Summary (see Table 4-18).
	Added Note 2 to the PORTA Register map (see Table 4-19).
	Added the ANSB6 and ANSB12 bits to the ANSELB register in the PORTB Register map (see Table 4-20).
	Added Notes 2 and 3 to the PORTC Register map (see Table 4-21).
	Updated all register names in the Peripheral Pin Select Register map (see Table 4-23).
	Added values in support of new devices (16 KB RAM and 32 KB RAM) in the Data RAM Size register (see Register 4-5).
	Added values in support of new devices (64 KB Flash and 128 KB Flash) in the Data RAM Size register (see Register 4-5).
8.0 "Oscillator Configuration"	Added Note 5 to the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1).
	Added the PBDIVRDY bit and Note 2 to the Oscillator Control register (see Register 8-1).
	Added the DIVSWEN bit and Note 3 to the Reference Oscillator Control register (see Register 8-3).
	Added the REFOTRIM register (see Register 8-4).
21.0 "10-bit Analog-to-Digital	Updated the ADC1 Module Block Diagram (see Figure 21-1).
Converter (ADC)"	Updated the Notes in the ADC Input Select register (see Register 21-4).
24.0 "Charge Time Measurement	Updated the CTMU Block Diagram (see Figure 24-1).
Unit (CTMU)"	Added Note 3 to the CTMU Control register (see Register 24-1)
26.0 "Special Features"	Added Note 1 and the PGEC4/PGED4 pin pair to the ICESEL<1:0> bits in DEVCFG0: Device Configuration Word 0 (see Register 26-1).
	Removed the ALTI2C1 and ALTI2C2 bits from the Device Configuration Word 3 register (see Register 26-4).
	Removed 26.3.3 "Power-up Requirements".
	Added Note 3 to the Connections for the On-Chip Regulator diagram (see Figure 26-2).
	Updated the Block Diagram of Programming, Debugging and Trace Ports diagram (see Figure 26-3).

(64 KB RAM, 256 KB Flash)	42
Memory Organization	37
Microchip Internet Web Site	341
MPLAB ASM30 Assembler, Linker, Librarian	254
MPLAB Integrated Development Environment Software	253
MPLAB PM3 Device Programmer	255
MPLAB REAL ICE In-Circuit Emulator System	255
MPLINK Object Linker/MPLIB Object Librarian	254

0

Oscillator Configuration	73
Output Compare	161

Ρ

-	
Packaging	
Details	313
Marking	
Parallel Master Port (PMP)	
PIC32 Family USB Interface Diagram	104
Pinout I/O Descriptions (table)	20
Power-on Reset (POR)	
and On-Chip Voltage Regulator	
Power-Saving Features	
CPU Halted Methods	233
Operation	
with CPU Running	
-	

R

Real-Time Clock and Calendar (RTCC)	.199
Register Maps	5–??
Registers	
[pin name]R (Peripheral Pin Select Input)	
AD1CHS (ADC Input Select)	.217
AD1CON1 (ADC Control 1)	213
AD1CON2 (ADC Control 2)	215
AD1CON3 (ADC Control 3)	216
AD1CSSL (ADC Input Scan Select)	.218
ALRMDATE (Alarm Date Value)	208
ALRMTIME (Alarm Time Value)	207
BMXBOOTSZ (Boot Flash (IFM) Size	51
BMXCON (Bus Matrix Configuration)	46
BMXDKPBA (Data RAM Kernel Program	
Base Address)	
BMXDRMSZ (Data RAM Size Register)	
BMXDUDBA (Data RAM User Data Base Address)	48
BMXDUPBA (Data RAM User Program	
Base Address)	
BMXPFMSZ (Program Flash (PFM) Size)	51
BMXPUPBA (Program Flash (PFM) User Program	
Base Address)	
CFGCON (Configuration Control)	
CM1CON (Comparator 1 Control)	
CMSTAT (Comparator Status Register)	
CNCONx (Change Notice Control for PORTx)	
CTMUCON (CTMU Control)	
CVRCON (Comparator Voltage Reference Control).	
DCHxCON (DMA Channel 'x' Control)	
DCHxCPTR (DMA Channel 'x' Cell Pointer)	
DCHxCSIZ (DMA Channel 'x' Cell-Size)	
DCHxDAT (DMA Channel 'x' Pattern Data)	
DCHxDPTR (Channel 'x' Destination Pointer)	99
DCHxDSA (DMA Channel 'x' Destination	
Start Address)	
DCHxDSIZ (DMA Channel 'x' Destination Size)	
DCHxECON (DMA Channel 'x' Event Control)	
DCHxINT (DMA Channel 'x' Interrupt Control)	95

DCHxSPTR (DMA Channel 'x' Source Pointer)	9
DCHxSSA (DMA Channel 'x' Source Start Address) 9	
DCHxSSIZ (DMA Channel 'x' Source Size) 9	
DCRCCON (DMA CRC Control)9	0
DCRCDATA (DMA CRC Data)9	2
DCRCXOR (DMA CRCXOR Enable)	2
DEVCFG0 (Device Configuration Word 0) 24	1
DEVCFG1 (Device Configuration Word 1) 24	3
DEVCFG2 (Device Configuration Word 2) 24	
DEVCFG3 (Device Configuration Word 3) 24	
DEVID (Device and Revision ID)	
DMAADDR (DMA Address)	
DMACON (DMA Controller Control)	
DMASTAT (DMA Status)	
I2CxCON (I2C Control)	6
I2CxSTAT (I2C Status)	
ICxCON (Input Capture 'x' Control)	
IECx (Interrupt Enable Control)	
IFSx (Interrupt Flag Status)	
INTCON (Interrupt Control)	
INTSTAT (Interrupt Status)	9
IPCx (Interrupt Priority Control)7	
IPTMR (Interrupt Proximity Timer)6	
NVMADDR (Flash Address) 5	
NVMCON (Programming Control) 5	
NVMDATA (Flash Program Data) 5	
NVMKEY (Programming Unlock) 5	
NVMSRCADDR (Source Data Address) 5	7
OCxCON (Output Compare 'x' Control) 16	3
OSCCON (Oscillator Control)7	6
OSCTUN (FRC Tuning)7	9
PMADDR (Parallel Port Address) 19	5
PMAEN (Parallel Port Pin Enable) 19	6
PMAEN (Parallel Port Pin Enable)	
PMCON (Parallel Port Control) 19	1
PMCON (Parallel Port Control)	1 3
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19	1 3 7
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8	1 3 7
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8	1 3 7 0
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14	13702
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6	1 3 7 0 2 1 2
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20	1 3 7 0 2 1 2 3
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCCON (RTC Control) 20	137021231
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCCON (RTC Control) 20 RTCDATE (RTC Date Value) 20	1370212316
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCCON (RTC Control) 20 RTCDATE (RTC Date Value) 20 RTCTIME (RTC Time Value) 20	13702123165
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCON (RTC Control) 20 RTCDATE (RTC Date Value) 20 RTCTIME (RTC Time Value) 20 SPIxCON (SPI Control) 16	137021231657
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 PREFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCON (RTC Control) 20 RTCDATE (RTC Date Value) 20 RTCTIME (RTC Time Value) 20 SPIxCON (SPI Control) 16 SPIxCON2 (SPI Control 2) 17	1370212316570
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCON (RTC Control) 20 RTCDATE (RTC Date Value) 20 RTCTIME (RTC Time Value) 20 SPIxCON (SPI Control) 16 SPIxCON2 (SPI Control 2) 17 SPIxSTAT (SPI Status) 17	13702123165701
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCON (RTC Control) 20 RTCDATE (RTC Date Value) 20 RTCTIME (RTC Time Value) 20 SPIxCON (SPI Control) 16 SPIxCON2 (SPI Control 2) 17 SPIxSTAT (SPI Status) 17 T1CON (Type A Timer Control) 14	137021231657015
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCON (RTC Control) 20 RTCDATE (RTC Date Value) 20 RTCTIME (RTC Time Value) 20 SPIxCON (SPI Control) 16 SPIxCON2 (SPI Control 2) 17 SPIxSTAT (SPI Status) 17 T1CON (Type A Timer Control) 14 TxCON (Type B Timer Control) 15	1370212316570150
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCON (RTC Control) 20 RTCTIME (RTC Time Value) 20 RTCIME (RTC Time Value) 20 SPIXCON (SPI Control) 16 SPIXCON2 (SPI Control 2) 17 SPIXSTAT (SPI Status) 17 T1CON (Type A Timer Control) 14 TXCON (USB Address) 12	13702123165701501
PMCON (Parallel Port Control) 19 PMMODE (Parallel Port Mode) 19 PMSTAT (Parallel Port Status (Slave Modes Only) 19 REFOCON (Reference Oscillator Control) 8 REFOTRIM (Reference Oscillator Trim) 8 RPnR (Peripheral Pin Select Output) 14 RSWRST (Software Reset) 6 RTCALRM (RTC Alarm Control) 20 RTCCON (RTC Control) 20 RTCTIME (RTC Time Value) 20 RTCIME (RTC Time Value) 20 SPIXCON (SPI Control) 16 SPIXCON2 (SPI Control 2) 17 SPIXSTAT (SPI Status) 17 T1CON (Type A Timer Control) 14 TXCON (USB Address) 12 U1BDTP1 (USB BDT Page 1) 12	137021231657015013
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP2 (USB BDT Page 2)12	1370212316570150134
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP2 (USB BDT Page 2)12U1BDTP3 (USB BDT Page 3)12	13702123165701501344
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP3 (USB BDT Page 3)12U1CNFG1 (USB Configuration 1)12	137021231657015013445
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Control)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (Type B Timer Control)15U1ADDR (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP3 (USB BDT Page 3)12U1CNFG1 (USB Configuration 1)12U1CON (USB Control)11	1370212316570150134459
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (Type B Timer Control)15U1ADDR (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP3 (USB BDT Page 3)12U1CNFG1 (USB Configuration 1)12U1CON (USB Control)11U1ELE (USB Error Interrupt Enable)11	13702123165701501344597
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCDATE (RTC Date Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP3 (USB BDT Page 3)12U1CNFG1 (USB Configuration 1)12U1CON (USB Control)11U1EIE (USB Error Interrupt Enable)11U1EIR (USB Error Interrupt Status)11	137021231657015013445975
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)20SPIxCON (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (Type B Timer Control)12U1BDTP1 (USB BDT Page 1)12U1BDTP2 (USB BDT Page 3)12U1CNFG1 (USB Configuration 1)12U1CON (USB Control)11U1EIE (USB Error Interrupt Enable)11U1EIR (USB Error Interrupt Status)11U1EP0-U1EP15 (USB Endpoint Control)12	1370212316570150134459756
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCDATE (RTC Date Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON (SPI Control 2)17SPIxCON (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)15U1ADDR (USB Address)12U1BDTP1 (USB BDT Page 1)12U1CNFG1 (USB Configuration 1)12U1CON (USB Control)11U1EIE (USB Error Interrupt Enable)11U1EIR (USB Error Interrupt Status)11U1ERMH (USB Frame Number High)12	13702123165701501344597562
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)15U1ADDR (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP3 (USB BDT Page 3)12U1CON (USB Confrol)11U1CON (USB Control)11U1EIE (USB Error Interrupt Enable)11U1ER(USB Error Interrupt Status)11U1ERMH (USB Frame Number High)12U1FRMH (USB Frame Number Low)12	137021231657015013445975621
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Control)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCCATE (RTC Date Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (Type B Timer Control)15U1ADDR (USB Address)12U1BDTP1 (USB BDT Page 1)12U1CNFG1 (USB Configuration 1)12U1CNFG1 (USB Control)11U1EIE (USB Error Interrupt Enable)11U1ERNH (USB Frame Number High)12U1FRMH (USB Frame Number High)12U1FRMH (USB Frame Number Low)12U1IE (USB Interrupt Enable)11	1370212316570150134459756214
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (Type B Timer Control)15U1ADDR (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP3 (USB BDT Page 3)12U1CNFG1 (USB Configuration 1)12U1CNFG1 (USB Control)11U1EIE (USB Error Interrupt Enable)11U1ERMH (USB Frame Number High)12U1FRMH (USB Frame Number High)12U1FRMH (USB Frame Number High)12U1IE (USB Interrupt Enable)11U1IE (USB Interrupt Enable)11U1IE (USB Interrupt Enable)11U1IR (USB Interrupt Enable)11U1IR (USB Interrupt Enable)11U1IR (USB Interrupt Enable)11	13702123165701501344597562143
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (Type B Timer Control)15U1ADDR (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP3 (USB BDT Page 3)12U1CNFG1 (USB Configuration 1)12U1CN (USB Control)11U1EIE (USB Error Interrupt Enable)11U1ERMH (USB Frame Number High)12U1FRMH (USB Frame Number High)12U1FRMH (USB Frame Number High)12U1IE (USB Interrupt Enable)11U1IR (USB Interrupt Enable)11	137021231657015013445975621431
PMCON (Parallel Port Control)19PMMODE (Parallel Port Mode)19PMSTAT (Parallel Port Status (Slave Modes Only)19REFOCON (Reference Oscillator Control)8REFOTRIM (Reference Oscillator Trim)8RPnR (Peripheral Pin Select Output)14RSWRST (Software Reset)6RTCALRM (RTC Alarm Control)20RTCCON (RTC Control)20RTCCON (RTC Control)20RTCTIME (RTC Time Value)20RTCTIME (RTC Time Value)20SPIxCON (SPI Control)16SPIxCON2 (SPI Control 2)17SPIxSTAT (SPI Status)17T1CON (Type A Timer Control)14TxCON (Type B Timer Control)15U1ADDR (USB Address)12U1BDTP1 (USB BDT Page 1)12U1BDTP3 (USB BDT Page 3)12U1CNFG1 (USB Configuration 1)12U1CNFG1 (USB Control)11U1EIE (USB Error Interrupt Enable)11U1ERMH (USB Frame Number High)12U1FRMH (USB Frame Number High)12U1FRMH (USB Frame Number High)12U1IE (USB Interrupt Enable)11U1IE (USB Interrupt Enable)11U1IE (USB Interrupt Enable)11U1IR (USB Interrupt Enable)11U1IR (USB Interrupt Enable)11U1IR (USB Interrupt Enable)11	1370212316570150134459756214319