

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	19
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx270f256b-v-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 32-bit MCUs	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	53
6.0	Resets	59
7.0	Interrupt Controller	
8.0	Oscillator Configuration	73
9.0	Direct Memory Access (DMA) Controller	83
10.0	USB On-The-Go (OTG)	103
11.0	I/O Ports	127
12.0	Timer1	143
13.0	Timer2/3, Timer4/5	147
14.0	Watchdog Timer (WDT)	153
15.0	Input Capture	157
16.0	Output Compare	161
17.0	Serial Peripheral Interface (SPI)	
18.0	Inter-Integrated Circuit (I ² C)	
19.0	Universal Asynchronous Receiver Transmitter (UART)	181
	Parallel Master Port (PMP)	
	Real-Time Clock and Calendar (RTCC)	
22.0	10-bit Analog-to-Digital Converter (ADC)	209
23.0		
24.0	Comparator Voltage Reference (CVREF)	
25.0	Charge Time Measurement Unit (CTMU)	227
26.0	Power-Saving Features	233
27.0	Special Features	239
28.0	Instruction Set	
29.0	Development Support	253
30.0	Electrical Characteristics	257
	50 MHz Electrical Characteristics	
	DC and AC Device Characteristics Graphs	
	Packaging Information	
The I	Vicrochip Web Site	341
	omer Change Notification Service	
	omer Support	
Prod	uct Identification System	342

		OUT I/O D Pin Nui				Í	
Pin Name	28-pin QFN	28-pin SSOP/ SPDIP/ SOIC	36-pin VTLA	44-pin QFN/ TQFP/ VTLA	Pin Type	Buffer Type	Description
PMA0	7	10	8	3	I/O	TTL/ST	Parallel Master Port Address bit 0 input (Buffered Slave modes) and output (Master modes)
PMA1	9	12	10	2	I/O	TTL/ST	Parallel Master Port Address bit 1 input (Buffered Slave modes) and output (Master modes)
PMA2		_		27	0	—	Parallel Master Port address
PMA3		_	_	38	0	_	(Demultiplexed Master modes)
PMA4		_	_	37	0	_	7
PMA5		_	_	4	0	_	
PMA6		_	_	5	0	_	-
PMA7		_	_	13	0	_	-
PMA8		_	_	32	0	_	-
PMA9		_	_	35	0	_	-
PMA10				12	0		-
PMCS1	23	26	29	15	0		Parallel Master Port Chip Select 1 strob
	20 ⁽²⁾	23 ⁽²⁾	26 ⁽²⁾	10 ⁽²⁾	-		Parallel Master Port data (Demultiplexed
PMD0	1 ⁽³⁾	 4 ⁽³⁾	35 ⁽³⁾	21 ⁽³⁾	I/O	TTL/ST	Master mode) or address/data
	19(2)	22(2)	25(2)	<u>9</u> (2)			(Multiplexed Master modes)
PMD1	2(3)	5 ⁽³⁾	36 ⁽³⁾	22 ⁽³⁾	I/O	TTL/ST	
	18(2)	21 ⁽²⁾	24 ⁽²⁾	8 ⁽²⁾			-
PMD2	<u></u>	6 ⁽³⁾	1 ⁽³⁾	23(3)	I/O	TTL/ST	
PMD3	15	18	19	1	I/O	TTL/ST	-
PMD4	10	10	18	44	1/O	TTL/ST	-
PMD5	13	16	17	43	I/O	TTL/ST	-
PMD5 PMD6	13 12 ⁽²⁾	15 ⁽²⁾	16 ⁽²⁾	43 42 ⁽²⁾	1/0	111/31	-
FIVIDO	28(3)	3(3)	34 (3)	20(3)	I/O	TTL/ST	
PMD7	<u>11(2)</u>	14(2)	15 ⁽²⁾	41 ⁽²⁾			-
PINDI	27 ⁽³⁾	2 ⁽³⁾	33(3)	19 ⁽³⁾	I/O	TTL/ST	
PMRD	2/07	24	27	19(1)	0		Derellel Meeter Pert read stroke
PINIRD	21 22 ⁽²⁾	24 25 ⁽²⁾	27 28 ⁽²⁾	14 ⁽²⁾	0		Parallel Master Port read strobe
PMWR	<u></u> 4 ⁽³⁾	25 ⁽²⁾ 7 ⁽³⁾	28 ⁽⁻⁾ 2 ⁽³⁾	24 ⁽³⁾	0	—	Parallel Master Port write strobe
VBUS	12(3)	15 ⁽³⁾	16 ⁽³⁾	42(3)		Analog	USB bus power monitor
VBUS VUSB3V3	20 ⁽³⁾	23 ⁽³⁾	26 ⁽³⁾	10 ⁽³⁾	P	Analog	USB internal transceiver supply. This pin
VUSBSVS	20.7	23.7	20.7	10.7	Г	_	must be connected to VDD.
VBUSON	22 ⁽³⁾	25 ⁽³⁾	28 ⁽³⁾	14 ⁽³⁾	0	_	USB Host and OTG bus power control output
D+	18 ⁽³⁾	21 ⁽³⁾	24 ⁽³⁾	8 ⁽³⁾	I/O	Analog	USB D+
– D-	19(3)	22 ⁽³⁾	25 ⁽³⁾	9 ⁽³⁾	I/O	Analog	USB D-
Legend: C	CMOS = CI ST = Schm	MOS compa itt Trigger in input buffer	atible input	or output		Analog = O = Outp	Analog input P = Power

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for PIC32MX1XX devices only.

3: Pin number for PIC32MX2XX devices only.

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUs

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

2.1 Basic Connection Requirements

Getting started with the PIC32MX1XX/2XX 28/36/44pin Family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see **2.5** "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pins may be required:

• VREF+/VREF- pins – used when external voltage reference for the ADC module is implemented

Note: The AVDD and AVss pins must be connected, regardless of ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 μ F (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF . Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF .
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	—	_	—	—		_	—			
23:16	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—	—	_	—	—	_	—	/9/1 24/16/8/0 0 U-0 - — 0 U-0			
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
15:8	—	—	_	—	_	_	_	—			
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	—	_	TUN<5:0> ⁽¹⁾								

REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

Legend:

Logona.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-6 Unimplemented: Read as '0'

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized, nor tested.

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	_	—	—	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	—	—	—	_	—
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	—	_	SUSPEND	DMABUSY	_	_	—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

REGISTER 9-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	nd as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: DMA On bit⁽¹⁾
 - 1 = DMA module is enabled
 - 0 = DMA module is disabled
- bit 14-13 **Unimplemented:** Read as '0'
- bit 12 SUSPEND: DMA Suspend bit
 - 1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus
 - 0 = DMA operates normally

bit 11 DMABUSY: DMA Module Busy bit

- 1 = DMA module is active
- 0 = DMA module is disabled and not actively transferring data
- bit 10-0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

TABL	E 11-7:	PEI	ERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)																
SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FB4C	RPB8R	31:16	_	-	—	-	_	-	_	_	-	—	_	—	_	_	_	—	0000
1040	IN DOIX	15:0	_				—		_	—			—	—		RPB8	<3:0>		0000
FB50	RPB9R	31:16	—	—	—	—	—	—	_	—	—	—	—	—	_	—	—	—	0000
1 830	KF D9K	15:0	—	_	—	_	—	—	-		—	—	—	—		RPB9	<3:0>		0000
FB54	RPB10R	31:16	—	_	—	_	—	—	-		—	—	—	—	-	_	—	—	0000
FB34	REDIUR	15:0	—	—	_	—	—	_			—	—	—	—		RPB1	0<3:0>		0000
FB58	RPB11R	31:16	—	—	_	—	—	_			—	—	—	—			_	—	0000
FB30	RPBIIR	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPB1	1<3:0>		0000
FB60	RPB13R	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB00	RPBISR	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPB1	3<3:0>		0000
FB64	RPB14R	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB04	KPD14K	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPB1	4<3:0>		0000
FB68	RPB15R	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB00	RPBIOR	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPB1	5<3:0>		0000
FB6C	RPC0R ⁽³⁾	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FBOC	RECOR	15:0	—	—	—	—	—	—	-		—	—	-	—		RPCC	<3:0>		0000
FB70	RPC1R ⁽³⁾	31:16	—	—	_	—	—	—			—	—	—	—			_	—	0000
FB/U	RPUIK	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPC1	<3:0>		0000
FB74	RPC2R ⁽¹⁾	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB/4	RP62R ^V	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPC2	<3:0>		0000
FB78	RPC3R ⁽³⁾	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB/0	RPGSR	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPC3	<3:0>		0000
FB7C	RPC4R ⁽¹⁾	31:16	_	—	_	_	-	—	_	_	_	_	_	—	_	_	_	_	0000
FB/C	RPC4R ^V	15:0	_	—	_	_	-	—	_	_	_	_	_	—		RPC4	<3:0>		0000
FB80	RPC5R ⁽¹⁾	31:16		—	—	—	—	—	_		—		—	—	_	_	—	_	0000
FB80	KPUSK"	15:0					—	_	_	_	—		—	—		RPC5	i<3:0>		0000
FB84	RPC6R ⁽¹⁾	31:16					—	_	_	_	_		—	—	_	—		—	0000
FB04	RPU0K"	15:0					—	_	_	_	—		—	—		RPC	<3:0>		0000
FB88	RPC7R ⁽¹⁾	31:16		—		—	—	—	_		—		—	—	_	_	—		0000
F B 08	RPU/R ⁽¹⁾	15:0	_	_	—	_	_	—	—	_	—		_	_		RPC7	<3:0>		0000

OT AUTOUT DEALATED MAD

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register is only available on 44-pin devices. Note 1:

2: 3:

This register is only available on PIC32MX1XX devices. This register is only available on 36-pin and 44-pin devices.

12.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of PIC32 devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications.

FIGURE 12-1: TIMER1 BLOCK DIAGRAM

The following modes are supported:

- · Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

12.1 Additional Supported Features

- · Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

Figure 12-1 illustrates a general block diagram of Timer1.



12.2 Timer1 Control Registers

TABLE 12-1: TIMER1 REGISTER MAP

ess		0		Bits															s
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0600	T1CON	31:16	—	_	_	_	_	—	_	—	_	—	—	—	_	—	_	_	0000
0600	TICON	15:0	ON	—	SIDL	TWDIS	TWIP	—	_	—	TGATE	_	TCKPS<1:0> -			TSYNC	TCS	_	0000
0610	TMR1	31:16	—	-	—	—	—	—	—	—	—	—	_	_	—	—	—	—	0000
0010		15:0	TMR1<15:0> 0.00											0000					
0620	PR1	31:16	—	_	_	_	_	—	-	—	—	_	—	_	_	_	_		0000
0020	FRI	15:0 PR1<15:0>											FFFF						

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

20.0 PARALLEL MASTER PORT (PMP)

Note:	This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS60001128),
	which is available from the <i>Documentation</i> > <i>Reference Manual</i> section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PMP is a parallel 8-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable. Key features of the PMP module include:

- Fully multiplexed address/data mode
- Demultiplexed or partially multiplexed address/ data mode
 - up to 11 address lines with single Chip Select
 - up to 12 address lines without Chip Select
- One Chip Select line
- Programmable strobe options
 - Individual read and write strobes or;
 - Read/write strobe with enable strobe
- · Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- Programmable polarity on control signals
- · Legacy parallel slave port support
- · Enhanced parallel slave support
- Address support
- 4-byte deep auto-incrementing buffer
- · Programmable Wait states
- · Selectable input voltage levels

Figure 20-1 illustrates the PMP module block diagram.

FIGURE 20-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
31:24	—	_	HR10	<1:0>		HR01<3:0>							
00.40	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
23:16			MIN10<2:0>		MIN01<3:0>								
45.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
15:8	_		SEC10<2:0>			SEC01<3:0>							
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
7:0	—	_	_	_	_	_	_	_					
							•						
Legend:													

REGISTER 21-3: RTCTIME: RTC TIME VALUE REGISTER

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary-Coded Decimal Value of Hours bits, 10s place digit; contains a value from 0 to 2

bit 27-24 **HR01<3:0>:** Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9 bit 23 **Unimplemented:** Read as '0'

bit 22-20 MIN10<2:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digit; contains a value from 0 to 5

bit 19-16 **MIN01<3:0>:** Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9 bit 15 **Unimplemented:** Read as '0'

bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digit; contains a value from 0 to 5

bit 11-8 **SEC01<3:0>:** Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

x = Bit is unknown

22.1 **ADC Control Registers**

TABLE 22-1: ADC REGISTER MAP

S	ess										Bi	ts								
900 ADICONI(***) 31:16 -	Virtual Addr (BF80_#)		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
150 ON - SIDL - - ONM SIRC20> CRRSM - AM SMM		AD1CON1(1)	31:16	_	—	_		_		_	—			—	—	—	—	_	—	0000
9010 ADICONUN 15.0 VCFG<2.0> OFFCAL — CSCNA — — BUFS — SMPI<3:0> BUFM A 9020 ADICON301 31:16 — DC ADC ADC AD	9000	ADICONIC	15:0	ON	_	SIDL	—	_	-	ORM<2:0>	>		SSRC<2:0>	>	CLRASAM	_	ASAM	SAMP	DONE	0000
Image: constraint of the	9010				—			—	—	_	—	—	_		—	—	—	_		0000
9020 ADICON3 15:0 ADRC - - - CHOSR ADCS<7:0> CHOSR ADCS<7:0> 9040 ADICHS(1) 11:6 - <td>5010</td> <td></td> <td></td> <td>,</td> <td>VCFG<2:0></td> <td></td> <td>OFFCAL</td> <td>—</td> <td>CSCNA</td> <td>—</td> <td>—</td> <td>BUFS</td> <td>—</td> <td></td> <td>SMPI</td> <td><3:0></td> <td></td> <td>BUFM</td> <td>ALTS</td> <td>0000</td>	5010			,	VCFG<2:0>		OFFCAL	—	CSCNA	—	—	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
Image: Normal and the state of the	9020	AD1CON3(1)		—	—	—		—	—		—	—	—	—		—	—	—	—	0000
9040 AD1CHSIVI 15.0 Image: Constraint of the	0020			-	—	—		Ś							ADCS	\$<7:0>				0000
Image: 100 mining of the second of	9040	AD1CHS ⁽¹⁾		CH0NB	_		—		CH0SE	3<3:0>		CH0NA	_	_			CH0S/	4<3:0>		0000
9050 AD1CSSL® 15.0 CSSL15 CSSL14 CSSL13 CSSL12 CSSL11 CSSL10 CSSL8 CSSL7 CSSL6 CSSL6 CSSL4 CSSL3 CSSL2 CSSL1 CSSL1 CSSL3 CSSL3 CSSL3 CSSL3 CSSL3 CSSL1 CSSL1 CSSL1 CSSL1 CSSL3				_	_		—	—	—	_	—	—	_	_		—	_		—	0000
International conduction Status Cost 13 Cost 13 Cost 13 Cost 13 Cost 13 Cost 13 Cost 14	9050	AD1CSSL ⁽¹⁾			—	—	_	_	—		—	_			—	—			—	0000
9070 ADC1BUF0 15:0 ADC Result Word 0 (ADC1BUF0<31:0>) 9080 ADC1BUF2 31:16 ADC Result Word 1 (ADC1BUF1<31:0>) 9090 ADC1BUF2 31:16 ADC Result Word 2 (ADC1BUF2<31:0>) 9000 ADC1BUF3 31:16 ADC Result Word 2 (ADC1BUF3<31:0>) 9000 ADC1BUF4 31:16 ADC Result Word 3 (ADC1BUF3<31:0>) 9000 ADC1BUF4 31:16 ADC Result Word 4 (ADC1BUF4<31:0>) 9000 ADC1BUF5 31:16 ADC Result Word 5 (ADC1BUF4<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF4<31:0>) 9000 ADC1BUF5 31:16 ADC Result Word 6 (ADC1BUF4<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 7 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 8 (ADC1BUF6<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 8 (ADC1BUF7<31:0>) 9000 ADC1BUF6 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) 9010 ADC1BUF6				CSSL15																
15:0 15:0 9080 ADC1BUF1 15:0 9090 ADC1BUF2 31:16 15:0 ADC Result Word 2 (ADC1BUF2<31:0>) 9040 ADC1BUF3 31:16 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 9080 ADC1BUF3 31:16 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 9080 ADC1BUF4 15:0 9080 ADC1BUF5 31:16 9080 ADC1BUF6 31:16 9080 ADC1BUF6 31:16 9080 ADC1BUF6 31:16 90800 ADC1BUF8 31:16 <td>9070</td> <td>ADC1BUF0</td> <td></td> <td></td> <td colspan="11">ADC Result Word 0 (ADC1BUF0<31:0>)</td>	9070	ADC1BUF0			ADC Result Word 0 (ADC1BUF0<31:0>)															
9080 ADC1BUF1 15:0 ADC Result Word 1 (ADC1BUF1 ADC Result Word 2 (ADC1BUF2 ADC 9090 ADC1BUF2 31:16 ADC Result Word 2 (ADC1BUF2 ADC ADC <td></td> <td></td> <td></td> <td></td> <td colspan="12">0000</td>					0000															
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	9080	ADC1BUF1								ADC Res	sult Word 1	(ADC1BUF	1<31:0>)							0000
9090 ADC18UF2 15.0 ADC Result Word 2 (ADC18UF2<31:0>) 90A0 ADC18UF3 31:16 15:0 ADC Result Word 3 (ADC18UF3<31:0>) 90B0 ADC18UF4 31:16 15:0 ADC Result Word 4 (ADC18UF4<31:0>) 90C0 ADC18UF3 31:16 15:0 ADC Result Word 5 (ADC18UF5<31:0>) 90C0 ADC18UF4 15:0 ADC Result Word 6 (ADC18UF5<31:0>) 90C0 ADC18UF5 31:16 15:0 ADC Result Word 6 (ADC18UF6<31:0>) 90E0 ADC18UF7 31:16 15:0 ADC Result Word 7 (ADC18UF7<31:0>) 90E0 ADC18UF7 31:16 15:0 ADC Result Word 8 (ADC18UF7<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 8 (ADC18UF8<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 8 (ADC18UF8<31:0>) 90F0 ADC18UF8 31:16 15:0 ADC Result Word 9 (ADC18UF9<31:0>) 90F0 ADC18UF9 31:16 15:0 ADC Result Word 9 (ADC18UF9<31:0>)												`	,							0000
$\frac{15:0}{900} = \frac{15:0}{15:0} = \frac{15:0}{15:0} = ADC \operatorname{Result Word 3 (ADC1BUF3<31:0)} ADC \operatorname{Result Word 4 (ADC1BUF4<31:0)} ADC \operatorname{Result Word 5 (ADC1BUF4<31:0)} ADC \operatorname{Result Word 5 (ADC1BUF5<31:0)} ADC \operatorname{Result Word 5 (ADC1BUF5<31:0)} ADC \operatorname{Result Word 6 (ADC1BUF5<31:0)} ADC \operatorname{Result Word 6 (ADC1BUF6<31:0)} ADC \operatorname{Result Word 6 (ADC1BUF6<31:0)} ADC \operatorname{Result Word 7 (ADC1BUF6<31:0)} ADC \operatorname{Result Word 7 (ADC1BUF7<31:0)} ADC \operatorname{Result Word 8 (ADC1BUF7<31:0)} ADC \operatorname{Result Word 8 (ADC1BUF8<31:0)} ADC \operatorname{Result Word 9 (ADC1BUF9<31:0)} ADC \operatorname{Result Word 9 (ADC1BUF9<31:0)}$	9090	ADC1BUF2								ADC Res	sult Word 2	(ADC1BUF	2<31:0>)							0000
90A0 ADC1BUF3 15:0 ADC Result Word 3 (ADC1BUF3<31:0>) 90B0 ADC1BUF4 31:16 ADC Result Word 4 (ADC1BUF4<31:0>) 90C0 ADC1BUF5 31:16 ADC Result Word 5 (ADC1BUF5<31:0>) 90C0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 90F0 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 90F0 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF8<31:0>)													/							0000
$\frac{15:0}{90B0} \frac{ADC1BUF4}{ADC1BUF4} \frac{\frac{31:16}{15:0}}{\frac{15:0}{15:0}} ADC Result Word 4 (ADC1BUF4<31:0>)}$ $\frac{ADC1BUF5}{\frac{31:16}{15:0}} ADC Result Word 5 (ADC1BUF5<31:0>)}$ $\frac{ADC1BUF6}{\frac{15:0}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 6 (ADC1BUF6<31:0>)}$ $\frac{ADC1BUF7}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 7 (ADC1BUF7<31:0>)}$ $\frac{ADC1BUF8}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 8 (ADC1BUF8<31:0>)}$ $\frac{ADC1BUF8}{\frac{31:16}{15:0}} \frac{\frac{31:16}{15:0}}{ADC Result Word 8 (ADC1BUF8<31:0>)}$	90A0	ADC1BUF3								ADC Res	sult Word 3	(ADC1BUF	3<31:0>)							0000
90B0 ADC1BUF4 15:0 ADC Result Word 4 (ADC1BUF4<31:0>) 90C0 ADC1BUF5 31:16 15:0 ADC Result Word 5 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 9 (ADC1BUF8<31:0>) 9100 ADC1BUF8 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>)													,							0000
$\frac{15:0}{90C0} = \frac{15:0}{4DC1BUF5} = \frac{31:16}{15:0} = ADC Result Word 5 (ADC1BUF5<31:0>)$ $\frac{90D0}{15:0} = ADC1BUF6 = \frac{31:16}{15:0} = ADC Result Word 6 (ADC1BUF6<31:0>)$ $\frac{90E0}{15:0} = ADC1BUF7 = \frac{31:16}{15:0} = ADC Result Word 7 (ADC1BUF7<31:0>)$ $\frac{90F0}{15:0} = ADC1BUF8 = \frac{31:16}{15:0} = ADC Result Word 8 (ADC1BUF8<31:0>)$ $\frac{90F0}{15:0} = ADC1BUF8 = \frac{31:16}{15:0} = ADC Result Word 9 (ADC1BUF8<31:0>)$	90B0	ADC1BUF4								ADC Res	sult Word 4	(ADC1BUF	4<31:0>)							0000
90C0 ADC1BUF5 15:0 ADC Result Word 5 (ADC1BUF5<31:0>) 90D0 ADC1BUF6 31:16 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF8 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 9 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)												`	,							0000
90D0 ADC1BUF6 31:16 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>)	90C0	ADC1BUF5								ADC Res	sult Word 5	(ADC1BUF	5<31:0>)							0000
90D0 ADC 1BUF6 15:0 ADC Result Word 6 (ADC1BUF6<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)												,	,							0000
15:0 ADC 18UF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90E0 ADC1BUF7 31:16 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)	90D0	ADC1BUF6								ADC Res	sult Word 6	(ADC1BUF	6<31:0>)							0000
90E0 ADC1BUF7 15:0 ADC Result Word 7 (ADC1BUF7<31:0>) 90F0 ADC1BUF8 31:16 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)												,	,							0000
90F0 ADC1BUF8 31:16 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>)	90E0	ADC1BUF7								ADC Res	sult Word 7	(ADC1BUF	7<31:0>)							0000
90F0 ADC1BUF8 15:0 ADC Result Word 8 (ADC1BUF8<31:0>) 9100 ADC1BUF9 31:16 ADC Result Word 9 (ADC1BUF9<31:0>)													,							0000
9100 ADC1BUF9 31:16 15:0 ADC Result Word 9 (ADC1BUF9<31:0>)	90F0	ADC1BUF8								ADC Res	sult Word 8	(ADC1BUF	8<31:0>)							0000
Image: 9100 ADC 18UF9 15:0 ADC Result Word 9 (ADC18UF9<31:0>) 31:16																				0000
	9100	ADC1BUF9								ADC Res	sult Word 9	(ADC1BUF	9<31:0>)							0000
					000															
	9110	ADC1BUFA		ADC Result Word A (ADC1BUFA<31:0>)																
Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.												-	,							0000

This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for details. Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	—	—	_		—	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	—	_	—	—	—	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0

REGISTER 22-5: AD1CSSL: ADC INPUT SCAN SELECT REGISTER

Legend:

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CSSL<15:0>: ADC Input Pin Scan Selection bits^(1,2)

1 = Select ANx for input scan

0 = Skip ANx for input scan

- **Note 1:** CSSL = ANx, where 'x' = 0-12; CSSL13 selects CTMU input for scan; CSSL14 selects IVREF for scan; CSSL15 selects Vss for scan.
 - 2: On devices with less than 13 analog inputs, all CSSLx bits can be selected; however, inputs selected for scan without a corresponding input on the device will convert to VREFL.

REGISTER 27-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 18-10 **PWP<8:0>:** Program Flash Write-Protect bits⁽³⁾

DIT 18-10	PWP<8:0>: Program Flash Write-Protect bits
	Prevents selected program Flash memory pages from being modified during code execution. 111111111 = Disabled
	111111110 = Memory below 0x0400 address is write-protected
	111111101 = Memory below 0x0400 address is write-protected
	111111100 = Memory below 0x0000 address is write-protected
	111111001 = Memory below 0x0000 address is write-protected
	111111010 = Memory below 0x1000 (44) address is write-protected
	111111001 = Memory below 0x1400 address is write-protected
	111111000 = Memory below 0x1000 address is write-protected
	111110111 = Memory below 0x2000 (8K) address is write-protected
	111110110 = Memory below 0x2400 address is write-protected
	111110101 = Memory below 0x2800 address is write-protected
	111110100 = Memory below 0x2C00 address is write-protected
	111110011 = Memory below 0x3000 address is write-protected
	111110010 = Memory below 0x3400 address is write-protected
	111110001 = Memory below 0x3800 address is write-protected
	111110000 = Memory below 0x3C00 address is write-protected
	111101111 = Memory below 0x4000 (16K) address is write-protected
	•
	•
	• 110111111 = Memory below 0x10000 (64K) address is write-protected
	•
	•
	•
	101111111 = Memory below 0x20000 (128K) address is write-protected
	•
	011111111 = Memory below 0x40000 (256K) address is write-protected
	•
	00000000 = All possible memory is write-protected
bit 9-5	Reserved: Write '1'
bit 4-3	ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits ⁽²⁾
	11 = PGEC1/PGED1 pair is used
	10 = PGEC2/PGED2 pair is used
	01 = PGEC3/PGED3 pair is used
	00 = PGEC4/PGED4 pair is used ⁽²⁾
bit 2	JTAGEN: JTAG Enable bit ⁽¹⁾
5112	1 = JTAG is enabled
	0 = JTAG is disabled
bit 1-0	DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled)
	1x = Debugger is disabled
	0x = Debugger is enabled
Note 1:	This bit sets the value for the JTAGEN bit in the CFGCON register.
	-
2:	
2:	The PGEC4/PGED4 pin pair is not available on all devices. Refer to the "Pin Diagrams" section for availability.

3: The PWP<8:7> bits are only available on devices with 256 KB Flash.

FIGURE 30-3: I/O TIMING CHARACTERISTICS



TABLE 30-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Ope (unless other Operating terr	wise state		≤ +85°C fc	or Industria	
Param. No.	Symbol Characteristics ⁽²⁾		stics ⁽²⁾	Min.	Typical ⁽¹⁾	Max.	Units	Conditions
DO31	TIOR	Port Output Rise Time			5	15	ns	Vdd < 2.5V
					5	10	ns	Vdd > 2.5V
DO32	TIOF	Port Output Fall Time		_	5	15	ns	Vdd < 2.5V
					5	10	ns	VDD > 2.5V
DI35	Tinp	INTx Pin High or Low Time		10	_	_	ns	_
DI40	Trbp	CNx High or Low Tir	me (input)	2	_		TSYSCLK	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

FIGURE 30-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
OC10	TccF	OCx Output Fall Time	—	—	_	ns	See parameter DO32
OC11	TccR	OCx Output Rise Time	—	—		ns	See parameter DO31

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-9: OCx/PWM MODULE TIMING CHARACTERISTICS



TABLE 30-27: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS		$\label{eq:standard operating Conditions: 2.3V to 3.6V} \end{tabular} \begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristics ⁽¹⁾	Min	Typical ⁽²⁾	Max	Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns	_
OC20	TFLT	Fault Input Pulse Width	50	—		ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-20: PARALLEL SLAVE PORT TIMING



33.2 Package Details

This section provides the technical details of the packages.

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	e		0.65 BSC		
Overall Height	A	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint		1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	N	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	е		1.27 BSC			
Overall Height	A	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	MILLIMETERS			
Dimensior	MIN	NOM	MAX	
Number of Pins	Ν		36	
Number of Pins per Side	ND		10	
Number of Pins per Side	NE		8	
Pitch	е	0.50 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	Е		5.00 BSC	
Exposed Pad Width	E2	3.60 3.75 3.90		
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

Revision J (April 2016)

This revision includes the following major changes as described in Table A-8, as well as minor updates to text and formatting, which were incorporated throughout the document.

TABLE A-8: MAJOR SECTION UPDATES

Section	Update Description
"32-bit Microcontrollers (up to 256 KB Flash and 64 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog"	The PIC32MX270FDB device and Note 4 were added to TABLE 2: "PIC32MX2XX 28/36/44-pin USB Family Features" .
2.0 "Guidelines for Getting Started with 32-bit MCUs"	EXAMPLE 2-1: "Crystal Load Capacitor Calculation" was updated.
30.0 "Electrical Characteristics"	Parameter DO50a (Csosc) was removed from the Capacitive Loading Requirements on Output Pins AC Characteristics (see Table 30-16).
"Product Identification System"	The device mapping was updated to include type B for Software Targeting.