

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	33
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx270f256dt-50i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32). This document contains device-specific information for PIC32MX1XX/2XX 28/36/44-pin Family devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX1XX/2XX 28/36/44-pin Family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



FIGURE 1-1: BLOCK DIAGRAM

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

2.8.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32_OSC2_Pin Capacitance = ~4-5 pF
- COUT = PIC32_OSC1_Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION



The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator. The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.
- Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

2.8.1.1 Additional Microchip References

- AN588 "PICmicro[®] Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849 "Basic PICmicro[®] Oscillator Design"



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	_	—	_		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	R/W-0	R-0	R-0	R-0	U-0	U-0	U-0
15:8	WR	WREN	WRERR ⁽¹⁾	LVDERR ⁽¹⁾	LVDSTAT ⁽¹⁾	—	_	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_				NVMOF	P<3:0>	

REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-16 Unimplemented: Read as '0'

bit 15	WR: Write Control bit
	This bit is writable when WREN = 1 and the unlock sequence is followed.
	 1 = Initiate a Flash operation. Hardware clears this bit when the operation completes 0 = Flash operation is complete or inactive
bit 14	WREN: Write Enable bit
	This is the only bit in this register reset by a device Reset.
	 1 = Enable writes to WR bit and enables LVD circuit 0 = Disable writes to WR bit and disables LVD circuit
bit 13	WRERR: Write Error bit ⁽¹⁾
	This bit is read-only and is automatically set by hardware.
	 1 = Program or erase sequence did not complete successfully 0 = Program or erase sequence completed normally
bit 12	LVDERR: Low-Voltage Detect Error bit (LVD circuit must be enabled) ⁽¹⁾
	This bit is read-only and is automatically set by hardware.
	 1 = Low-voltage detected (possible data corruption, if WRERR is set) 0 = Voltage level is acceptable for programming
bit 11	LVDSTAT: Low-Voltage Detect Status bit (LVD circuit must be enabled) ⁽¹⁾
	This bit is read-only and is automatically set and cleared by the hardware.
	1 = Low-voltage event is active
	0 = Low-voltage event is not active
bit 10-4	Unimplemented: Read as '0'
bit 3-0	NVMOP<3:0>: NVM Operation bits
	These bits are writable when WREN = 0.
	1111 = Reserved
	•
	0111 = Reserved
	0110 = No operation
	 0101 = Program Flash Memory (PFM) erase operation: erases PFM, if all pages are not write-protected 0100 = Page erase operation: erases page selected by NVMADDR, if it is not write-protected 0011 = Row program operation: programs row selected by NVMADDR, if it is not write-protected
	0010 = No operation
	0000 = No operation

Note 1: This bit is cleared by setting NVMOP == `b0000, and initiating a Flash operation (i.e., WR).

7.1 Interrupt Control Registers

TABLE 7-2: INTERRUPT REGISTER MAP

ess		0								Bits																	
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets								
1000		31:16			_	—		—	—			_	_	_	—	_	_	_	0000								
1000	INTCOM	15:0		-	_	MVEC	—		TPC<2:0>			—	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000								
1010	INITSTAT(3)	31:16	_	—	—	—	—	—	—	_	_	—	—	—	—				0000								
1010	INTOTAL	15:0		—		—	—		SRIPL<2:0>		—	—			VEC<5:0)>			0000								
1020	IPTMR	31:16								IPTMR<3	1.0>								0000								
1020		15:0		-	-	-		-	-		1.0-				-	-	-	-	0000								
1030	IES0	31:16	FCEIF	RTCCIF	FSCMIF	AD1IF	OC5IF	IC5IF	IC5EIF	T5IF	INT4IF	OC4IF	IC4IF	IC4EIF	T4IF	INT3IF	OC3IF	IC3IF	0000								
1030	11 00	15:0	IC3EIF	T3IF	INT2IF	OC2IF	IC2IF	IC2EIF	T2IF	INT1IF	OC1IF	IC1IF	IC1EIF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000								
1040	IES1	31:16	DMA3IF	DMA2IF	DMA1IF	DMA0IF	CTMUIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	PMPEIF	PMPIF	0000								
1040	11.51	15:0	CNCIF	CNBIF	CNAIF	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1TXIF	SPI1RXIF	SPI1EIF	USBIF ⁽²⁾	CMP3IF	CMP2IF	CMP1IF	0000								
1060	IECO	31:16	FCEIE	RTCCIE	FSCMIE	AD1IE	OC5IE	IC5IE	IC5EIE	T5IE	INT4IE	OC4IE	IC4IE	IC4EIE	T4IE	INT3IE	OC3IE	IC3IE	0000								
1000	ILCO	15:0	IC3EIE	T3IE	INT2IE	OC2IE	IC2IE	IC2EIE	T2IE	INT1IE	OC1IE	IC1IE	IC1EIE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000								
1070	IEC1	31:16	DMA3IE	DMA2IE	DMA1IE	DMA0IE	CTMUIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE	SPI2TXIE	SPI2RXIE	SPI2EIE	PMPEIE	PMPIE	0000								
1070	ILCI	15:0	CNCIE	CNBIE	CNAIE	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1TXIE	SPI1RXIE	SPI1EIE	USBIE ⁽²⁾	CMP3IE	CMP2IE	CMP1IE	0000								
1000		31:16	_	—	_		INT0IP<2:0>		INT0IS<1:0>		_	_	_	CS1IP<2:0>		CS1IS<1		0000									
1090	IFCU	15:0	-	—	_		CS0IP<2:0>		CS0IS	<1:0>	-	_	_	CTIP<2:0>			CTIS<1:0>		0000								
1040	IDC1	31:16		—	_		INT1IP<2:0>		INT1IS	<1:0>		_	—	C	C1IP<2:0>		OC1IS	S<1:0>	0000								
IUAU	IFCT	15:0		_	_		IC1IP<2:0>		IC1IS-	<1:0>		-	—	-	T1IP<2:0>		T1IS	<1:0>	0000								
1000		31:16	_	_	_		INT2IP<2:0>		INT2IS	<1:0>	_	_	_	C	C2IP<2:0>		OC2IS	6<1:0>	0000								
1080	IPC2	15:0		_			IC2IP<2:0>		IC2IS-	<1:0>	-	—	_	-	T2IP<2:0>		T2IS	<1:0>	0000								
1000	IDO2	31:16	_	—	_		INT3IP<2:0>		INT3IS	<1:0>	_	—	_	C	C3IP<2:0>		OC3IS	6<1:0>	0000								
1000	IPC3	15:0	_	—	_		IC3IP<2:0>		IC3IS-	<1:0>	_	—	_	-	T3IP<2:0>		T3IS-	<1:0>	0000								
1000		31:16	_	—	_		INT4IP<2:0>		INT4IS	<1:0>	_	—	_	C	C4IP<2:0>		OC4IS	6<1:0>	0000								
1000	IPC4	15:0		_			IC4IP<2:0>		IC4IS•	<1:0>	-	—	_	-	T4IP<2:0>		T4IS	<1:0>	0000								
4050	IDOS	31:16	_	_	_		AD1IP<2:0>		AD1IS	<1:0>	_	_	_	C	C5IP<2:0>		OC5IS	6<1:0>	0000								
IUEU	IPC5	15:0	_	_	_		IC5IP<2:0>		IC5IS-	<1:0>	_	_	_	-	T5IP<2:0>		T5IS	<1:0>	0000								
1050	IDCC	31:16	—	_	—	CMP1IP<2:0>		CMP1IP<2:0>		CMP1IP<2:0>		CMP1IP<2:0>		2:0> CMP1IS<1:0>		S<1:0>	—	—	_	FCEIP<2:0>		FCEIP<2:0>			FCEIS	6<1:0>	0000
10-0	IPCO	15:0	_	_	—	F	RTCCIP<2:0>		RTCCIS	S<1:0>	_	_		- FSCMIP<2:0> FS			FSCMI	S<1:0>	0000								

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX1XX devices.

3: This register does not have associated CLR, SET, INV registers.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	—	—	—	—	—	—	—	—				
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	—	—	—	—	—	—	—	—				
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15.0	—	—	—	—	—	—	—	—				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	LSPDEN	EN DEVADDR<6:0>										

REGISTER 10-12: U1ADDR: USB ADDRESS REGISTER

Legend:

•			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPDEN: Low-Speed Enable Indicator bit

1 = Next token command to be executed at Low-Speed

0 = Next token command to be executed at Full-Speed

bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04-04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	_	—	—	—	—	—	_	—					
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:10	_	—	—	—	—	—	_	—					
15:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
15.0	—	—	—	—	—	—		—					
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
7.0	FRML<7:0>												

REGISTER 10-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FRML<7:0>:** The 11-bit Frame Number Lower bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

TABLE 11-7: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

sss				Bits															
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	DD00D(1)	31:16	_	—	—	_	—	—	—	—	_	_	—	_	—	—	—	_	0000
FB8C	RPCOR	15:0	—	—	—	_	—	—	—	—	_	_	_	_		RPC8	<3:0>		0000
5000	DD0000(3)	31:16	—	_	_	_	_	_	—	_	_	—	_	—	_	_	—	_	0000
FB90	KPC9R ^{ey}	15:0	—	_	_	_	_	_	—	_	_	_	_	_		RPC9	<3:0>		0000

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1:

2:

This register is only available on 44-pin devices. This register is only available on PIC32MX1XX devices. This register is only available on 36-pin and 44-pin devices. 3:

13.2 Timer Control Registers

TABLE 13-1: TIMER2-TIMER5 REGISTER MAP

ess										Bi	its								
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	TOCON	31:16	_	_			—	—	_	—	—	_	_		_		—	—	0000
0800	12001	15:0	ON	—	SIDL		—				TGATE	-	TCKPS<2:0	>	T32	_	TCS	_	0000
0010		31:16	—	_	_	_	_	_	-		_	_	_	_	_	_	_	_	0000
0810	TIVIRZ	15:0								TMR2	<15:0>								0000
0000	002	31:16	_	_	_	_	-	_	_	_	—	_	-	_	_	_	_	_	0000
0820	PR2	15:0								PR2<	15:0>								FFFF
0.4.00	TACON	31:16	_	_	_		_	_	_	_	_	_	_	_	_	_	_		0000
0A00	13CON	15:0	ON	_	SIDL		_	_	_	_	TGATE	-	TCKPS<2:0	>	_	_	TCS	_	0000
0.440		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
UATU	TMR3	15:0								TMR3	<15:0>								0000
0.4.00	002	31:16	_	_	_		_	_	_	_	_	_	_	_	_	_	_		0000
0A20	PR3	15:0								PR3<	15:0>								FFFF
0000	TACON	31:16	_	_	_		_	_	_	_	_	_	_	_	_	_	_		0000
0000	14CON	15:0	ON	_	SIDL		_	_	_	_	TGATE	-	TCKPS<2:0	>	T32	_	TCS	_	0000
0040		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	TMR4	15:0					•			TMR4	<15:0>								0000
0000	004	31:16	_	_	_		_	_	_	_	_	_	_	_	_	_	_		0000
0020	PR4	15:0					•			PR4<	15:0>								FFFF
0500	TEOON	31:16	—	_	_		_	—	_	_	—	_	_	_	_	_		_	0000
0E00	15CON	15:0	ON	_	SIDL	_	_	_	_	_	TGATE	-	TCKPS<2:0	>	_	_	TCS	—	0000
0540	TMDC	31:16	—	_	_	_	_	_	_	_	_	_	—	—	_	_	—	—	0000
0E10	IMR5	15:0								TMR5	<15:0>								0000
0500	005	31:16	—	—	_		_	_	—	—	_	—	_	—	_	_	—	—	0000
0E20	PK5	15:0								PR5<	15:0>								FFFF

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

16.1 Output Compare Control Registers

TABLE 16-1: OUTPUT COMPARE 1-OUTPUT COMPARE 5 REGISTER MAP

ess										В	its								
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000	00100	31:16	—	—	—	—	—	—	—	_	—	—	—	—	—		—	_	0000
0000	001001	15:0	ON	—	SIDL	—	—	—		—	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3010	OC1R	31:16 15:0								OC1R	<31:0>								xxxx
3020	OC1RS	31:16 15:0								OC1RS	\$<31:0>								XXXX
0000	00000	31:16	—	_	_	_	_	_		_	—	—	_	—	_	_	—	—	0000
3200	UC2CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
2210	0028	31:16								0020	~21.0>								XXXX
3210	UCZR	15:0		OC2R<31:0>															
3220	00288	31:16								00200	2-31-05								XXXX
3220	00283	15:0								UCZRO	5<31.02								XXXX
3400	003000	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_		—		0000
3400	003001	15:0	ON	_	SIDL	_	_	_	_	_	-	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3410	OC3R	31:16 15:0								OC3R	<31:0>								XXXX XXXX
2420	00200	31:16								00000	221.05								XXXX
3420	00383	15:0								UCSRC	5-51.0-								XXXX
3600		31:16	—	_	_	_	_	_	_	_	—	—	_	—	—	_	—	_	0000
3000	004001	15:0	ON	_	SIDL	_	_	_	_	_	-	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3610	OC4R	31:16								OC4R	<31.0>								XXXX
3010	0041	15:0								0041	-01.02								xxxx
3620	OC4PS	31:16									221.05								xxxx
3020	00410	15:0								00400	0-01.0-								xxxx
3800		31:16	-	_	—	_	_	_	_	_	-	_	—	—	—		—		0000
3000	000001	15:0	ON	—	SIDL	—	—	—	—	—	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3810	OC5R	31:16								00.5R	<31.0>								xxxx
3010	0000	15:0								OUJK	-01.02								xxxx
3820	OC5RS	31:16																	xxxx
3020	00010	15 [.] 0								00000	-01.02								xxxx

PIC32MX1XX/2XX 28/36/44-PIN FAMILY

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

Following are some of the key features of this module:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- · Provides calendar: day, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap vear correction
- · BCD format for smaller firmware overhead
- · Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin



25.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/36/44-pin Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that has a configurable current source with a digital configuration circuit built around it. The CTMU can be used for differential time measurement between pulse sources and can be used for generating an asynchronous pulse. By working with other on-chip analog modules, the CTMU can be used for high resolution time measurement, measure capacitance, measure relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.



- Up to 13 channels available for capacitive or time measurement input
- · On-chip precision current source
- 16-edge input trigger sources
- · Selection of edge or level-sensitive inputs
- · Polarity control for each edge source
- Control of edge sequence
- Control of response to edges
- · High precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- Integrated temperature sensing diode
- · Control of current source during auto-sampling
- · Four current source ranges
- · Time measurement resolution of one nanosecond

A block diagram of the CTMU is shown in Figure 25-1.



© 2011-2016 Microchip Technology Inc.

25.1 CTMU Control Registers

TABLE 25-1: CTMU REGISTER MAP

ess		0								Bits									6
Virtual Addr (BF80_#)	Virtual Addre (BF80_#) Register Name ^(†)	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
A 200	CTMUCON	31:16	EDG1MOD	EDG1POL		EDG15	SEL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG28	SEL<3:0>		—	_	0000
A200	CINOCON	15:0	ON	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			ITRIM<	<5:0>			IRNG	<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

26.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt

26.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

26.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid. To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 26-1 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

TARI E 26-1·	PERIPHERAL MODULE DISABLE BITS AND LOCATIONS
TADLL 20-1.	FERIFILICAL MODULE DISABLE DITS AND LOCATIONS

Peripheral ⁽¹⁾	PMDx bit Name ⁽¹⁾	Register Name and Bit Location
ADC1	AD1MD	PMD1<0>
СТМU	CTMUMD	PMD1<8>
Comparator Voltage Reference	CVRMD	PMD1<12>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Comparator 3	CMP3MD	PMD2<2>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
Input Capture 3	IC3MD	PMD3<2>
Input Capture 4	IC4MD	PMD3<3>
Input Capture 5	IC5MD	PMD3<4>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
I2C1	I2C1MD	PMD5<16>
12C2	I2C2MD	PMD5<17>
USB ⁽²⁾	USBMD	PMD5<24>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output	REFOMD	PMD6<1>
PMP	PMPMD	PMD6<16>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX1XX 28/36/44-Pin General Purpose Family Features" and TABLE 2: "PIC32MX2XX 28/36/44-pin USB Family Features" for the lists of available peripherals.

2: The module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

DC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Param. No.	Symbol	Characteristics	Min. Typical ⁽¹⁾		Max.	Units	Conditions			
		Program Flash Memory ⁽³⁾								
D130	Eр	Cell Endurance	20,000	—	—	E/W	_			
D131	Vpr	VDD for Read	2.3	—	3.6	V	—			
D132	VPEW	VDD for Erase or Write	2.3	—	3.6	V	—			
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated			
D135	IDDP	Supply Current during Programming	_	10	—	mA	_			
	Tww	Word Write Cycle Time	—	411	—	es	See Note 4			
D136	Trw	Row Write Cycle Time	—	6675	—	Cycl	See Note 2,4			
D137	Тре	Page Erase Cycle Time	—	20011	—	с С	See Note 4			
	TCE	Chip Erase Cycle Time	—	80180		ц Ц	See Note 4			

TABLE 30-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).

3: Refer to the *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.

4: This parameter depends on FRC accuracy (See Table 30-19) and FRC tuning values (See Register 8-2).

TABLE 30-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

АС СНА	RACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Charact	eristics	Min. ⁽¹⁾	Max.	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)	_	μs	_		
			400 kHz mode	Трв * (BRG + 2)	_	μs	—		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	_		
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	—	μS	—		
			400 kHz mode	Трв * (BRG + 2)	—	μS	—		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μS	_		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode (Note 2)	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode (Note 2)	—	300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns			
		Setup Time	400 kHz mode	100	—	ns			
			1 MHz mode (Note 2)	100	—	ns			
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μS	—		
			400 kHz mode	0	0.9	μS			
			1 MHz mode (Note 2)	0	0.3	μS			
IM30	TSU:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	—	μS	Only relevant for		
		Setup Time	400 kHz mode	Трв * (BRG + 2)	—	μS	Repeated Start		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs			
IM31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)		μs	After this period, the		
		Hold Time	400 kHz mode	Трв * (BRG + 2)	—	μS	first clock pulse is		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	generaleu		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Трв * (BRG + 2)		μs			
		Setup Time	400 kHz mode	Трв * (BRG + 2)		μs			
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μS			
IM34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)		ns	—		
		Hold Time	400 kHz mode	Трв * (BRG + 2)		ns			
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	ns			

Note 1: BRG is the value of the I^2C Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: The typical value for this parameter is 104 ns.

АС СНА	RACTERIS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$				
Param. No.	Symbol	Characteristics		Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time 100 kHz mode		4.7	—	μS	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	1.3	—	μS	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	—	μS	_
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	0.6	_	μS	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	—	μS	_
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode (Note 1)	—	100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode (Note 1)	—	300	ns	
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	—
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode (Note 1)	100	—	ns	
IS26	THD:DAT	Data Input	100 kHz mode	0		ns	—
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode (Note 1)	0	0.3	μS	
IS30	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	—	ns	Start condition
			1 MHz mode (Note 1)	250	_	ns	
IS31	THD:STA	Start Condition	100 kHz mode	4000		ns	After this period, the first
		Hold Time	400 kHz mode	600	_	ns	clock pulse is generated
			1 MHz mode (Note 1)	250	—	ns	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4000	_	ns	_
		Setup Time	400 kHz mode	600	—	ns]
			1 MHz mode (Note 1)	600		ns	

TABLE 30-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units			MILLIMETERS			
Dimensior	Dimension Limits						
Number of Pins	N		44				
Pitch	е		0.65 BSC				
Overall Height	Α	0.80	0.90	1.00			
Standoff	A1	0.00	0.02	0.05			
Contact Thickness	A3	0.20 REF					
Overall Width	E		8.00 BSC				
Exposed Pad Width	E2	6.30	6.45	6.80			
Overall Length	D	8.00 BSC					
Exposed Pad Length	D2	6.30	6.45	6.80			
Contact Width	b	0.25	0.30	0.38			
Contact Length		0.30	0.40	0.50			
Contact-to-Exposed Pad	К	0.20	-	-			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section	Update Description					
4.0 "Memory Organization"	Added Memory Maps for the new devices (see Figure 4-3 and Figure 4-4).					
	Removed the BMXCHEDMA bit from the Bus Matrix Register map (see Table 4-1).					
	Added the REFOTRIM register, added the DIVSWEN bit to the REFOCON registers, added Note 4 to the ULOCK and SOSCEN bits and added the PBDIVRDY bit in the OSCCON register in the in the System Control Register map (see Table 4-16).					
	Removed the ALTI2C1 and ALTI2C2 bits from the DEVCFG3 register and added Note 1 to the UPLLEN and UPLLIDIV<2:0> bits of the DEVCFG2 register in the Device Configuration Word Summary (see Table 4-17).					
	Updated Note 1 in the Device and Revision ID Summary (see Table 4-18).					
	Added Note 2 to the PORTA Register map (see Table 4-19).					
	Added the ANSB6 and ANSB12 bits to the ANSELB register in the PORTB Register map (see Table 4-20).					
	Added Notes 2 and 3 to the PORTC Register map (see Table 4-21).					
	Updated all register names in the Peripheral Pin Select Register map (see Table 4-23).					
	Added values in support of new devices (16 KB RAM and 32 KB RAM) in the Data RAM Size register (see Register 4-5).					
	Added values in support of new devices (64 KB Flash and 128 KB Flash) in the Data RAM Size register (see Register 4-5).					
8.0 "Oscillator Configuration"	Added Note 5 to the PIC32MX1XX/2XX Family Clock Diagram (see Figure 8-1).					
	Added the PBDIVRDY bit and Note 2 to the Oscillator Control register (see Register 8-1).					
	Added the DIVSWEN bit and Note 3 to the Reference Oscillator Control register (see Register 8-3).					
	Added the REFOTRIM register (see Register 8-4).					
21.0 "10-bit Analog-to-Digital	Updated the ADC1 Module Block Diagram (see Figure 21-1).					
Converter (ADC)"	Updated the Notes in the ADC Input Select register (see Register 21-4).					
24.0 "Charge Time Measurement	Updated the CTMU Block Diagram (see Figure 24-1).					
	Added Note 3 to the CTMU Control register (see Register 24-1)					
26.0 "Special Features"	Added Note 1 and the PGEC4/PGED4 pin pair to the ICESEL<1:0> bits in DEVCFG0: Device Configuration Word 0 (see Register 26-1).					
	Removed the ALTI2C1 and ALTI2C2 bits from the Device Configuration Word 3 register (see Register 26-4).					
	Removed 26.3.3 "Power-up Requirements".					
	Added Note 3 to the Connections for the On-Chip Regulator diagram (see Figure 26-2).					
	Updated the Block Diagram of Programming, Debugging and Trace Ports diagram (see Figure 26-3).					

Revision G (April 2015)

This revision includes the addition of the following devices:

- PIC32MX130F256B
 PIC32MX230F256B
- PIC32MX130F256D PIC32MX230F256D

The title of the document was updated to avoid confusion with the PIC32MX1XX/2XX/5XX 64/100-pin Family data sheet.

TABLE A-6: MAJOR SECTION UPDATES

All peripheral SFR maps have been relocated from the Memory chapter to their respective peripheral chapters.

In addition, this revision includes the following major changes as described in Table A-6, as well as minor updates to text and formatting, which were incorporated throughout the document.

Section	Update Description
32-bit Microcontrollers (up to 256 KB Flash and 64 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog	Added new devices to the family features (see Table 1 and Table 2). Updated pin diagrams to include new devices (see Pin Diagrams).
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Updated these sections: 2.2 "Decoupling Capacitors", 2.3 "Capacitor on Internal Voltage Regulator (VCAP)", 2.4 "Master Clear (MCLR) Pin", 2.8.1 "Crystal Oscillator Design Consideration"
4.0 "Memory Organization"	Added Memory Map for new devices (see Figure 4-6).
14.0 "Watchdog Timer (WDT)"	New chapter created from content previously located in the Special Features chapter.
30.0 "Electrical Characteristics"	Removed parameter D312 (TSET) from the Comparator Specifications (see Table 30-12).
	Added the Comparator Voltage Reference Specifications (see Table 30-13).
	Updated Table 30-12.

Revision H (July 2015)

This revision includes the following major changes as described in Table A-7, as well as minor updates to text and formatting, which were incorporated throughout the document.

TABLE A-7: MAJOR SECTION UPDATES

Section	Update Description
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Section 2.9 "Sosc Design Recommendation" was removed.
8.0 "Oscillator Configuration"	The Primary Oscillator (Posc) logic in the Oscillator diagram was updated (see Figure 8-1).
30.0 "Electrical Characteristics"	The Power-Down Current (IPD) DC Characteristics parameter DC40k was updated (see Table 30-7).
	Table 30-9: "DC Characteristics: I/O Pin Input Injection current Specifications" was added.

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820