



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Not For New Designs   |
| Core Processor             | ARM® Cortex®-M4   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 100MHz  |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, SD, SPI, UART/USART, USB, USB OTG  |
| Peripherals                | DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT   |
| Number of I/O              | 100   |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 128K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V  |
| Data Converters            | A/D 42x16b; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 144-LQFP  |
| Supplier Device Package    | 144-LQFP (20x20)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dn512zvlq10">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dn512zvlq10</a> |

## Terminology and guidelines

| Field | Description                 | Values  |
|-------|-----------------------------|---|
| FFF   | Program flash memory size   | <ul style="list-style-type: none"><li>• 32 = 32 KB</li><li>• 64 = 64 KB</li><li>• 128 = 128 KB</li><li>• 256 = 256 KB</li><li>• 512 = 512 KB</li><li>• 1M0 = 1 MB</li><li>• 2M0 = 2 MB</li></ul>  |
| R     | Silicon revision            | <ul style="list-style-type: none"><li>• Z = Initial</li><li>• (Blank) = Main</li><li>• A = Revision after main</li></ul>  |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"><li>• V = -40 to 105</li><li>• C = -40 to 85</li></ul>  |
| PP    | Package identifier          | <ul style="list-style-type: none"><li>• FM = 32 QFN (5 mm x 5 mm)</li><li>• FT = 48 QFN (7 mm x 7 mm)</li><li>• LF = 48 LQFP (7 mm x 7 mm)</li><li>• LH = 64 LQFP (10 mm x 10 mm)</li><li>• MP = 64 MAPBGA (5 mm x 5 mm)</li><li>• LK = 80 LQFP (12 mm x 12 mm)</li><li>• LL = 100 LQFP (14 mm x 14 mm)</li><li>• MC = 121 MAPBGA (8 mm x 8 mm)</li><li>• LQ = 144 LQFP (20 mm x 20 mm)</li><li>• MD = 144 MAPBGA (13 mm x 13 mm)</li><li>• MJ = 256 MAPBGA (17 mm x 17 mm)</li></ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"><li>• 5 = 50 MHz</li><li>• 7 = 72 MHz</li><li>• 10 = 100 MHz</li><li>• 12 = 120 MHz</li><li>• 15 = 150 MHz</li></ul>  |
| N     | Packaging type              | <ul style="list-style-type: none"><li>• R = Tape and reel</li><li>• (Blank) = Trays</li></ul>   |

## 2.4 Example

This is an example part number:

MK20DN512ZVMD10

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

#### 3.4.1 Example

This is an example of an operating rating:

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | −0.3 | 1.2  | V    |

### 3.5 Result of exceeding a rating



## 5.2.2 LVD and POR operating requirements

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements**

| Symbol   | Description  | Min.                         | Typ.                         | Max.                         | Unit             | Notes |
|--|--|------------------------------|------------------------------|------------------------------|------------------|-------|
| V <sub>POR</sub>   | Falling VDD POR detect voltage   | 0.8                          | 1.1                          | 1.5                          | V                |       |
| V <sub>LVDH</sub>  | Falling low-voltage detect threshold — high range (LVDV=01)  | 2.48                         | 2.56                         | 2.64                         | V                |       |
| V <sub>LVW1H</sub><br>V <sub>LVW2H</sub><br>V <sub>LVW3H</sub><br>V <sub>LVW4H</sub> | Low-voltage warning thresholds — high range <ul style="list-style-type: none"> <li>• Level 1 falling (LVWV=00)</li> <li>• Level 2 falling (LVWV=01)</li> <li>• Level 3 falling (LVWV=10)</li> <li>• Level 4 falling (LVWV=11)</li> </ul> | 2.62<br>2.72<br>2.82<br>2.92 | 2.70<br>2.80<br>2.90<br>3.00 | 2.78<br>2.88<br>2.98<br>3.08 | V<br>V<br>V<br>V | 1     |
| V <sub>HYSH</sub>  | Low-voltage inhibit reset/recover hysteresis — high range  | —                            | ±80                          | —                            | mV               |       |
| V <sub>LVDL</sub>  | Falling low-voltage detect threshold — low range (LVDV=00)   | 1.54                         | 1.60                         | 1.66                         | V                |       |
| V <sub>LVW1L</sub><br>V <sub>LVW2L</sub><br>V <sub>LVW3L</sub><br>V <sub>LVW4L</sub> | Low-voltage warning thresholds — low range <ul style="list-style-type: none"> <li>• Level 1 falling (LVWV=00)</li> <li>• Level 2 falling (LVWV=01)</li> <li>• Level 3 falling (LVWV=10)</li> <li>• Level 4 falling (LVWV=11)</li> </ul>  | 1.74<br>1.84<br>1.94<br>2.04 | 1.80<br>1.90<br>2.00<br>2.10 | 1.86<br>1.96<br>2.06<br>2.16 | V<br>V<br>V<br>V | 1     |
| V <sub>HYSL</sub>  | Low-voltage inhibit reset/recover hysteresis — low range   | —                            | ±60                          | —                            | mV               |       |
| V <sub>BG</sub>  | Bandgap voltage reference  | 0.97                         | 1.00                         | 1.03                         | V                |       |
| t <sub>LPO</sub>   | Internal low power oscillator period — factory trimmed   | 900                          | 1000                         | 1100                         | μs               |       |

1. Rising thresholds are falling threshold + hysteresis voltage

**Table 3. VBAT power operating requirements**

| Symbol                | Description                            | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| V <sub>POR_VBAT</sub> | Falling VBAT supply POR detect voltage | 0.8  | 1.1  | 1.5  | V    |       |

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description  | Min.   | Max.                                 | Unit    | Notes |
|-----------|--|--------|--------------------------------------|---------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.<br><ul style="list-style-type: none"> <li><math>V_{DD}</math> slew rate <math>\geq 5.7</math> kV/s</li> <li><math>V_{DD}</math> slew rate <math>&lt; 5.7</math> kV/s</li> </ul> | —<br>— | 300<br>1.7 V / ( $V_{DD}$ slew rate) | $\mu$ s | 1     |
|           | • VLLS1 $\rightarrow$ RUN  | —      | 134                                  | $\mu$ s |       |
|           | • VLLS2 $\rightarrow$ RUN  | —      | 96                                   | $\mu$ s |       |
|           | • VLLS3 $\rightarrow$ RUN  | —      | 96                                   | $\mu$ s |       |
|           | • LLS $\rightarrow$ RUN  | —      | 6.2                                  | $\mu$ s |       |
|           | • VLPS $\rightarrow$ RUN   | —      | 5.9                                  | $\mu$ s |       |
|           | • STOP $\rightarrow$ RUN   | —      | 5.9                                  | $\mu$ s |       |

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

| Symbol         | Description  | Min.        | Typ.           | Max.           | Unit           | Notes |
|----------------|--|-------------|----------------|----------------|----------------|-------|
| $I_{DDA}$      | Analog supply current  | —           | —              | See note       | mA             | 1     |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks disabled, code executing from flash<br><ul style="list-style-type: none"> <li>@ 1.8V</li> <li>@ 3.0V</li> </ul>   | —<br>—      | 45<br>47       | 70<br>72       | mA<br>mA       | 2     |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks enabled, code executing from flash<br><ul style="list-style-type: none"> <li>@ 1.8V</li> <li>@ 3.0V <ul style="list-style-type: none"> <li>@ 25°C</li> <li>@ 125°C</li> </ul> </li> </ul> | —<br>—<br>— | 61<br>63<br>72 | 85<br>71<br>87 | mA<br>mA<br>mA | 3, 4  |
| $I_{DD\_WAIT}$ | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled   | —           | 35             | —              | mA             | 2     |
| $I_{DD\_WAIT}$ | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled  | —           | 15             | —              | mA             | 5     |
| $I_{DD\_VLPR}$ | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled  | —           | N/A            | —              | mA             | 6     |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description  | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled   | —    | N/A  | —    | mA   | 7     |
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled | —    | N/A  | —    | mA   | 8     |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V   |      |      |      |      |       |
|                       | • @ –40 to 25°C  | —    | 0.59 | 1.4  | mA   |       |
|                       | • @ 70°C   | —    | 2.26 | 7.9  | mA   |       |
|                       | • @ 105°C  | —    | 5.94 | 19.2 | mA   |       |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V                                  |      |      |      |      |       |
|                       | • @ –40 to 25°C  | —    | 93   | 435  | μA   |       |
|                       | • @ 70°C   | —    | 520  | 2000 | μA   |       |
|                       | • @ 105°C  | —    | 1350 | 4000 | μA   |       |
| I <sub>DD_LLS</sub>   | Low leakage stop mode current at 3.0 V                                     |      |      |      |      | 9     |
|                       | • @ –40 to 25°C  | —    | 4.8  | 20   | μA   |       |
|                       | • @ 70°C   | —    | 28   | 68   | μA   |       |
|                       | • @ 105°C  | —    | 126  | 270  | μA   |       |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V                              |      |      |      |      | 9     |
|                       | • @ –40 to 25°C  | —    | 3.1  | 8.9  | μA   |       |
|                       | • @ 70°C   | —    | 17   | 35   | μA   |       |
|                       | • @ 105°C  | —    | 82   | 148  | μA   |       |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V                              |      |      |      |      |       |
|                       | • @ –40 to 25°C  | —    | 2.2  | 5.4  | μA   |       |
|                       | • @ 70°C   | —    | 7.1  | 12.5 | μA   |       |
|                       | • @ 105°C  | —    | 41   | 125  | μA   |       |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V                              |      |      |      |      |       |
|                       | • @ –40 to 25°C  | —    | 2.1  | 7.6  | μA   |       |
|                       | • @ 70°C   | —    | 6.2  | 13.5 | μA   |       |
|                       | • @ 105°C  | —    | 30   | 46   | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current with RTC and 32kHz disabled at 3.0 V                       |      |      |      |      |       |
|                       | • @ –40 to 25°C  | —    | 0.33 | 0.39 | μA   |       |
|                       | • @ 70°C   | —    | 0.60 | 0.78 | μA   |       |
|                       | • @ 105°C  | —    | 1.97 | 2.9  | μA   |       |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol               | Description  | Min. | Typ. | Max. | Unit | Notes |
|----------------------|--|------|------|------|------|-------|
| I <sub>DD_VBAT</sub> | Average current when CPU is not accessing RTC registers <ul style="list-style-type: none"> <li>• @ 1.8V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> <li>• @ 3.0V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> </ul> | —    | 0.71 | 0.81 | μA   | 10    |
|                      |  | —    | 1.01 | 1.3  | μA   |       |
|                      |  | —    | 2.82 | 4.3  | μA   |       |
|                      |  | —    | 0.84 | 0.94 | μA   |       |
|                      |  | —    | 1.17 | 1.5  | μA   |       |
|                      |  | —    | 3.16 | 4.6  | μA   |       |
|                      |  |      |      |      |      |       |
|                      |  |      |      |      |      |       |
|                      |  |      |      |      |      |       |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
4. Max values are measured with CPU executing DSP instructions.
5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
6. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
7. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
9. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 μA. For devices with 32 KB of RAM, power consumption is reduced by 3 μA.
10. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL




Figure 2. Run mode supply current vs. core frequency

## 5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors as measured on 144LQFP and 144MAPBGA packages

| Symbol              | Description                        | Frequency band (MHz) | 144LQFP | 144MAPBGA | Unit | Notes |
|---------------------|------------------------------------|----------------------|---------|-----------|------|-------|
| V <sub>RE1</sub>    | Radiated emissions voltage, band 1 | 0.15–50              | 23      | 12        | dBμV | 1, 2  |
| V <sub>RE2</sub>    | Radiated emissions voltage, band 2 | 50–150               | 27      | 24        | dBμV |       |
| V <sub>RE3</sub>    | Radiated emissions voltage, band 3 | 150–500              | 28      | 27        | dBμV |       |
| V <sub>RE4</sub>    | Radiated emissions voltage, band 4 | 500–1000             | 14      | 11        | dBμV |       |
| V <sub>RE_IEC</sub> | IEC level                          | 0.15–1000            | K       | K         | —    | 2, 3  |

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.



## 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

| Symbol | Description              | Min. | Max. | Unit |
|--------|--------------------------|------|------|------|
| $T_J$  | Die junction temperature | −40  | 125  | °C   |
| $T_A$  | Ambient temperature      | −40  | 105  | °C   |


## 5.4.2 Thermal attributes


| Board type        | Symbol           | Description   | 144 LQFP | 144 MAPBGA | Unit | Notes |
|-------------------|------------------|---|----------|------------|------|-------|
| Single-layer (1s) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)                                    | 45       | 48         | °C/W | 1     |
| Four-layer (2s2p) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)                                    | 36       | 29         | °C/W | 1     |
| Single-layer (1s) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 36       | 38         | °C/W | 1     |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 30       | 25         | °C/W | 1     |
| —                 | $R_{\theta JB}$  | Thermal resistance, junction to board   | 24       | 16         | °C/W | 2     |
| —                 | $R_{\theta JC}$  | Thermal resistance, junction to case  | 9        | 9          | °C/W | 3     |
| —                 | $\Psi_{JT}$      | Thermal characterization parameter, junction to package top outside center (natural convection) | 2        | 2          | °C/W | 4     |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.


**Table 14. JTAG full voltage range electricals (continued)**

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
| J3     | TCLK clock pulse width                             |      |      |      |
|        | • Boundary Scan                                    | 50   | —    | ns   |
|        | • JTAG and CJTAG                                   | 25   | —    | ns   |
|        | • Serial Wire Debug                                | 12.5 | —    | ns   |
| J4     | TCLK rise and fall times                           | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise | 0    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid        | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z            | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise        | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise      | 1.4  | —    | ns   |
| J11    | TCLK low to TDO data valid                         | —    | 22.1 | ns   |
| J12    | TCLK low to TDO high-Z                             | —    | 22.1 | ns   |
| J13    | TRST assert time                                   | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high            | 8    | —    | ns   |

**Figure 5. Test clock input timing**



**Figure 6. Boundary scan (JTAG) timing**



**Figure 7. Test Access Port timing**

**Table 15. MCG specifications (continued)**

| Symbol                   | Description  |  | Min.   | Typ.  | Max.   | Unit | Notes |
|--------------------------|--|--|--------|-------|--|------|-------|
| f <sub>dco</sub>         | DCO output frequency range   | Low range (DRS=00)<br>640 × f <sub>fil_ref</sub>       | 20     | 20.97 | 25   | MHz  | 2, 3  |
|                          |  | Mid range (DRS=01)<br>1280 × f <sub>fil_ref</sub>      | 40     | 41.94 | 50   | MHz  |       |
|                          |  | Mid-high range (DRS=10)<br>1920 × f <sub>fil_ref</sub> | 60     | 62.91 | 75   | MHz  |       |
|                          |  | High range (DRS=11)<br>2560 × f <sub>fil_ref</sub>     | 80     | 83.89 | 100  | MHz  |       |
| f <sub>dco_t_DMX32</sub> | DCO output frequency   | Low range (DRS=00)<br>732 × f <sub>fil_ref</sub>       | —      | 23.99 | —  | MHz  | 4, 5  |
|                          |  | Mid range (DRS=01)<br>1464 × f <sub>fil_ref</sub>      | —      | 47.97 | —  | MHz  |       |
|                          |  | Mid-high range (DRS=10)<br>2197 × f <sub>fil_ref</sub> | —      | 71.99 | —  | MHz  |       |
|                          |  | High range (DRS=11)<br>2929 × f <sub>fil_ref</sub>     | —      | 95.98 | —  | MHz  |       |
| J <sub>cyc_fll</sub>     | FLL period jitter <ul style="list-style-type: none"><li>f<sub>VCO</sub> = 48 MHz</li><li>f<sub>VCO</sub> = 98 MHz</li></ul>  | —  | 180    | —     | ps   |      |       |
|                          |  | —  | 150    | —     |  |      |       |
| t <sub>fil_acquire</sub> | FLL target frequency acquisition time  |  | —      | —     | 1  | ms   | 6     |
| PLL                      |  |  |        |       |  |      |       |
| f <sub>vco</sub>         | VCO operating frequency  |  | 48.0   | —     | 100  | MHz  |       |
| I <sub>pll</sub>         | PLL operating current <ul style="list-style-type: none"><li>PLL @ 96 MHz (f<sub>osc_hi_1</sub> = 8 MHz, f<sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 48)</li></ul> |  | —      | 1060  | —  | μA   | 7     |
| I <sub>pll</sub>         | PLL operating current <ul style="list-style-type: none"><li>PLL @ 48 MHz (f<sub>osc_hi_1</sub> = 8 MHz, f<sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 24)</li></ul> |  | —      | 600   | —  | μA   | 7     |
| f <sub>pll_ref</sub>     | PLL reference frequency range  |  | 2.0    | —     | 4.0  | MHz  |       |
| J <sub>cyc_pll</sub>     | PLL period jitter (RMS) <ul style="list-style-type: none"><li>f<sub>vco</sub> = 48 MHz</li><li>f<sub>vco</sub> = 100 MHz</li></ul>                                   | —  | 120    | —     | ps   | 8    |       |
|                          |  | —  | 50     | —     | ps   |      |       |
| J <sub>acc_pll</sub>     | PLL accumulated jitter over 1μs (RMS) <ul style="list-style-type: none"><li>f<sub>vco</sub> = 48 MHz</li><li>f<sub>vco</sub> = 100 MHz</li></ul>                     | —  | 1350   | —     | ps   | 8    |       |
|                          |  | —  | 600    | —     | ps   |      |       |
| D <sub>lock</sub>        | Lock entry frequency tolerance   |  | ± 1.49 | —     | ± 2.98   | %    |       |
| D <sub>unl</sub>         | Lock exit frequency tolerance  |  | ± 4.47 | —     | ± 5.97   | %    |       |
| t <sub>pll_lock</sub>    | Lock detector detection time   |  | —      | —     | 150 × 10 <sup>-6</sup> + 1075(1/f <sub>pll_ref</sub> ) | s    | 9     |

## Peripheral operating requirements and behaviors

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
9. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

### 6.3.2.1 Oscillator DC electrical specifications

Table 16. Oscillator DC electrical specifications

| Symbol             | Description                             | Min. | Typ. | Max. | Unit | Notes |
|--------------------|---|------|------|------|------|-------|
| V <sub>DD</sub>    | Supply voltage                          | 1.71 | —    | 3.6  | V    |       |
| I <sub>DDOSC</sub> | Supply current — low-power mode (HGO=0) |      |      |      |      | 1     |
|                    | • 32 kHz                                | —    | 500  | —    | nA   |       |
|                    | • 4 MHz                                 | —    | 200  | —    | μA   |       |
|                    | • 8 MHz (RANGE=01)                      | —    | 300  | —    | μA   |       |
|                    | • 16 MHz                                | —    | 950  | —    | μA   |       |
|                    | • 24 MHz                                | —    | 1.2  | —    | mA   |       |
|                    | • 32 MHz                                | —    | 1.5  | —    | mA   |       |
| I <sub>DDOSC</sub> | Supply current — high gain mode (HGO=1) |      |      |      |      | 1     |
|                    | • 32 kHz                                | —    | 25   | —    | μA   |       |
|                    | • 4 MHz                                 | —    | 400  | —    | μA   |       |
|                    | • 8 MHz (RANGE=01)                      | —    | 500  | —    | μA   |       |
|                    | • 16 MHz                                | —    | 2.5  | —    | mA   |       |
|                    | • 24 MHz                                | —    | 3    | —    | mA   |       |
|                    | • 32 MHz                                | —    | 4    | —    | mA   |       |
| C <sub>x</sub>     | EXTAL load capacitance                  | —    | —    | —    |      | 2, 3  |
| C <sub>y</sub>     | XTAL load capacitance                   | —    | —    | —    |      | 2, 3  |

Table continues on the next page...

2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .

**Table 26. Flexbus full voltage range switching specifications**

| Num | Description                                     | Min.     | Max.   | Unit | Notes |
|-----|---|----------|--------|------|-------|
|     | Operating voltage                               | 1.71     | 3.6    | V    |       |
|     | Frequency of operation                          | —        | FB_CLK | MHz  |       |
| FB1 | Clock period                                    | 1/FB_CLK | —      | ns   |       |
| FB2 | Address, data, and control output valid         | —        | 13.5   | ns   | 1     |
| FB3 | Address, data, and control output hold          | 0        | —      | ns   | 1     |
| FB4 | Data and $\overline{\text{FB\_TA}}$ input setup | 13.7     | —      | ns   | 2     |
| FB5 | Data and $\overline{\text{FB\_TA}}$ input hold  | 0.5      | —      | ns   | 2     |


1. Specification is valid for all FB\_AD[31:0],  $\overline{\text{FB\_BE/BWE}}_n$ ,  $\overline{\text{FB\_CS}}_n$ ,  $\overline{\text{FB\_OE}}$ , FB\_R/W,  $\overline{\text{FB\_TBST}}$ , FB\_TSI[1:0], FB\_ALE, and  $\overline{\text{FB\_TS}}$ .
2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .

**Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol       | Description         | Conditions <sup>1</sup>                         | Min.                   | Typ. <sup>2</sup> | Max. | Unit  | Notes  |
|--------------|---------------------|---|------------------------|-------------------|------|-------|--|
| $E_{IL}$     | Input leakage error |   | $I_{IN} \times R_{AS}$ |                   |      | mV    | $I_{IN}$ = leakage current<br><br>(refer to the MCU's voltage and current operating ratings) |
|              | Temp sensor slope   | Across the full temperature range of the device | 1.55                   | 1.62              | 1.69 | mV/°C |  |
| $V_{TEMP25}$ | Temp sensor voltage | 25 °C   | 706                    | 716               | 726  | mV    |  |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
4.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

**Typical ADC 16-bit Differential ENOB vs ADC Clock**  
**100Hz, 90% FS Sine Input**

**Figure 13. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**




Figure 18. Offset at half scale vs. temperature

## 6.6.4 Voltage reference electrical specifications

Table 34. VREF full-range operating requirements

| Symbol           | Description             | Min.                                      | Max. | Unit | Notes |
|------------------|-------------------------|---|------|------|-------|
| V <sub>DDA</sub> | Supply voltage          | 1.71                                      | 3.6  | V    |       |
| T <sub>A</sub>   | Temperature             | Operating temperature range of the device |      | °C   |       |
| C <sub>L</sub>   | Output load capacitance | 100                                       |      | nF   | 1, 2  |

1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified C<sub>L</sub> value over the operating temperature range of the device.



**Table 35. VREF full-range operating behaviors**

| Symbol            | Description   | Min.   | Typ.  | Max.   | Unit    | Notes |
|-------------------|---|--------|-------|--------|---------|-------|
| $V_{out}$         | Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25C | 1.1915 | 1.195 | 1.1977 | V       |       |
| $V_{out}$         | Voltage reference output — factory trim   | 1.1584 | —     | 1.2376 | V       |       |
| $V_{step}$        | Voltage reference trim step   | —      | 0.5   | —      | mV      |       |
| $V_{tdrift}$      | Temperature drift ( $V_{max}$ - $V_{min}$ across the full temperature range)        | —      | —     | 80     | mV      |       |
| $I_{bg}$          | Bandgap only current  | —      | —     | 80     | $\mu$ A | 1     |
| $I_{lp}$          | Low-power buffer current  | —      | —     | 360    | $\mu$ A | 1     |
| $I_{hp}$          | High-power buffer current   | —      | —     | 1      | mA      | 1     |
| $\Delta V_{LOAD}$ | Load regulation   |        |       |        | mV      | 1, 2  |
|                   | • current = + 1.0 mA  | —      | 2     | —      |         |       |
|                   | • current = - 1.0 mA  | —      | 5     | —      |         |       |
| $T_{stup}$        | Buffer startup time   | —      | —     | 100    | $\mu$ s |       |
| $V_{vdrift}$      | Voltage drift ( $V_{max}$ - $V_{min}$ across the full voltage range)                | —      | 2     | —      | mV      | 1     |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 36. VREF limited-range operating requirements**

| Symbol | Description | Min. | Max. | Unit         | Notes |
|--------|-------------|------|------|--------------|-------|
| $T_A$  | Temperature | 0    | 50   | $^{\circ}$ C |       |

**Table 37. VREF limited-range operating behaviors**

| Symbol    | Description                                | Min.  | Max.  | Unit | Notes |
|-----------|--|-------|-------|------|-------|
| $V_{out}$ | Voltage reference output with factory trim | 1.173 | 1.225 | V    |       |

## 6.7 Timers

See [General switching specifications](#).

## 6.8 Communication interfaces

**Table 39. USB VREG electrical specifications  
(continued)**

| Symbol           | Description           | Min. | Typ. <sup>1</sup> | Max. | Unit | Notes |
|------------------|-----------------------|------|-------------------|------|------|-------|
| I <sub>LIM</sub> | Short circuit current | —    | 290               | —    | mA   |       |

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.

## 6.8.4 CAN switching specifications

See [General switching specifications](#).

## 6.8.5 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 40. Master mode DSPI timing (limited voltage range)**

| Num | Description                                     | Min.                     | Max.              | Unit | Notes             |
|-----|---|--------------------------|-------------------|------|-------------------|
|     | Operating voltage                               | 2.7                      | 3.6               | V    |                   |
|     | Frequency of operation                          | —                        | 25                | MHz  |                   |
| DS1 | DSPI_SCK output cycle time                      | $2 \times t_{BUS}$       | —                 | ns   |                   |
| DS2 | DSPI_SCK output high/low time                   | $(t_{SCK}/2) - 2$        | $(t_{SCK}/2) + 2$ | ns   |                   |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay   | $(t_{BUS} \times 2) - 2$ | —                 | ns   | <a href="#">1</a> |
| DS4 | DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay | $(t_{BUS} \times 2) - 2$ | —                 | ns   | <a href="#">2</a> |
| DS5 | DSPI_SCK to DSPI_SOUT valid                     | —                        | 8.5               | ns   |                   |
| DS6 | DSPI_SCK to DSPI_SOUT invalid                   | -2                       | —                 | ns   |                   |
| DS7 | DSPI_SIN to DSPI_SCK input setup                | 15                       | —                 | ns   |                   |
| DS8 | DSPI_SCK to DSPI_SIN input hold                 | 0                        | —                 | ns   |                   |

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

| 144<br>LQFP | 144<br>MAP<br>BGA | Pin Name           | Default                | ALT0                   | ALT1               | ALT2      | ALT3            | ALT4             | ALT5                                       | ALT6      | ALT7 | EzPort |
|-------------|-------------------|--------------------|------------------------|------------------------|--------------------|-----------|-----------------|------------------|--|-----------|------|--------|
| 110         | D8                | PTC5/<br>LLWU_P9   |                        |                        | PTC5/<br>LLWU_P9   | SPI0_SCK  |                 | LPT0_ALT2        | FB_AD10                                    | CMP0_OUT  |      |        |
| 111         | C8                | PTC6/<br>LLWU_P10  | CMP0_IN0               | CMP0_IN0               | PTC6/<br>LLWU_P10  | SPI0_SOUT | PDB0_EXTRG      |                  | FB_AD9                                     |           |      |        |
| 112         | B8                | PTC7               | CMP0_IN1               | CMP0_IN1               | PTC7               | SPI0_SIN  |                 |                  | FB_AD8                                     |           |      |        |
| 113         | A8                | PTC8               | ADC1_SE4b/<br>CMP0_IN2 | ADC1_SE4b/<br>CMP0_IN2 | PTC8               |           | I2S0_MCLK       | I2S0_CLKIN       | FB_AD7                                     |           |      |        |
| 114         | D7                | PTC9               | ADC1_SE5b/<br>CMP0_IN3 | ADC1_SE5b/<br>CMP0_IN3 | PTC9               |           |                 | I2S0_RX_<br>BCLK | FB_AD6                                     | FTM2_FLT0 |      |        |
| 115         | C7                | PTC10              | ADC1_SE6b/<br>CMP0_IN4 | ADC1_SE6b/<br>CMP0_IN4 | PTC10              | I2C1_SCL  |                 | I2S0_RX_FS       | FB_AD5                                     |           |      |        |
| 116         | B7                | PTC11/<br>LLWU_P11 | ADC1_SE7b              | ADC1_SE7b              | PTC11/<br>LLWU_P11 | I2C1_SDA  |                 | I2S0_RXD         | FB_RW_b                                    |           |      |        |
| 117         | A7                | PTC12              |                        |                        | PTC12              |           | UART4_RTS_<br>b |                  | FB_AD27                                    |           |      |        |
| 118         | D6                | PTC13              |                        |                        | PTC13              |           | UART4_CTS_<br>b |                  | FB_AD26                                    |           |      |        |
| 119         | C6                | PTC14              |                        |                        | PTC14              |           | UART4_RX        |                  | FB_AD25                                    |           |      |        |
| 120         | B6                | PTC15              |                        |                        | PTC15              |           | UART4_TX        |                  | FB_AD24                                    |           |      |        |
| 121         | —                 | VSS                | VSS                    | VSS                    |                    |           |                 |                  |  |           |      |        |
| 122         | —                 | VDD                | VDD                    | VDD                    |                    |           |                 |                  |  |           |      |        |
| 123         | A6                | PTC16              |                        |                        | PTC16              | CAN1_RX   | UART3_RX        |                  | FB_CS5_b/<br>FB_TSIZ1/<br>FB_BE23_16_<br>b |           |      |        |
| 124         | D5                | PTC17              |                        |                        | PTC17              | CAN1_TX   | UART3_TX        |                  | FB_CS4_b/<br>FB_TSIZ0/<br>FB_BE31_24_<br>b |           |      |        |
| 125         | C5                | PTC18              |                        |                        | PTC18              |           | UART3_RTS_<br>b |                  | FB_TBST_b/<br>FB_CS2_b/<br>FB_BE15_8_b     |           |      |        |
| 126         | B5                | PTC19              |                        |                        | PTC19              |           | UART3_CTS_<br>b |                  | FB_CS3_b/<br>FB_BE7_0_b                    | FB_TA_b   |      |        |
| 127         | A5                | PTD0/<br>LLWU_P12  |                        |                        | PTD0/<br>LLWU_P12  | SPI0_PCS0 | UART2_RTS_<br>b |                  | FB_ALE/<br>FB_CS1_b/<br>FB_TS_b            |           |      |        |
| 128         | D4                | PTD1               | ADC0_SE5b              | ADC0_SE5b              | PTD1               | SPI0_SCK  | UART2_CTS_<br>b |                  | FB_CS0_b                                   |           |      |        |
| 129         | C4                | PTD2/<br>LLWU_P13  |                        |                        | PTD2/<br>LLWU_P13  | SPI0_SOUT | UART2_RX        |                  | FB_AD4                                     |           |      |        |
| 130         | B4                | PTD3               |                        |                        | PTD3               | SPI0_SIN  | UART2_TX        |                  | FB_AD3                                     |           |      |        |
| 131         | A4                | PTD4/<br>LLWU_P14  |                        |                        | PTD4/<br>LLWU_P14  | SPI0_PCS1 | UART0_RTS_<br>b | FTM0_CH4         | FB_AD2                                     | EWM_IN    |      |        |
| 132         | A3                | PTD5               | ADC0_SE6b              | ADC0_SE6b              | PTD5               | SPI0_PCS2 | UART0_CTS_<br>b | FTM0_CH5         | FB_AD1                                     | EWM_OUT_b |      |        |

## Revision History

|   | 1                                 | 2                                 | 3  | 4                                   | 5        | 6       | 7      | 8    | 9     | 10    | 11    | 12      |   |
|---|-----------------------------------|-----------------------------------|--|-------------------------------------|----------|---------|--------|------|-------|-------|-------|---------|---|
| A | PTD7                              | PTD6                              | PTD5   | PTD4                                | PTD0     | PTC16   | PTC12  | PTC8 | PTC4  | NC    | PTC3  | PTC2    | A |
| B | PTD12                             | PTD11                             | PTD10  | PTD3                                | PTC19    | PTC15   | PTC11  | PTC7 | PTD9  | NC    | PTC1  | PTC0    | B |
| C | PTD15                             | PTD14                             | PTD13  | PTD2                                | PTC18    | PTC14   | PTC10  | PTC6 | PTD8  | NC    | PTB23 | PTB22   | C |
| D | PTE2                              | PTE1                              | PTE0   | PTD1                                | PTC17    | PTC13   | PTC9   | PTC5 | PTB21 | PTB20 | PTB19 | PTB18   | D |
| E | PTE6                              | PTE5                              | PTE4   | PTE3                                | VDD      | VDD     | VDD    | VDD  | PTB17 | PTB16 | PTB11 | PTB10   | E |
| F | PTE10                             | PTE9                              | PTE8   | PTE7                                | VDD      | VSS     | VSS    | VDD  | PTB9  | PTB8  | PTB7  | PTB6    | F |
| G | VOOUT33                           | VREGIN                            | PTE12  | PTE11                               | VREFH    | VREFL   | VSS    | VSS  | PTB5  | PTB4  | PTB3  | PTB2    | G |
| H | USB0_DP                           | USB0_DM                           | VSS  | PTE28                               | VDDA     | VSSA    | VSS    | VSS  | PTB1  | PTB0  | PTA29 | PTA28   | H |
| J | ADC0_DP1                          | ADC0_DM1                          | ADC0_SE16/<br>CMP1_IN2/<br>ADC0_SE21             | PTE27                               | PTA0     | PTA1    | PTA6   | PTA7 | PTA13 | PTA27 | PTA26 | PTA25   | J |
| K | ADC1_DP1                          | ADC1_DM1                          | ADC1_SE16/<br>CMP2_IN2/<br>ADC0_SE22             | PTE26                               | PTE25    | PTA2    | PTA3   | PTA8 | PTA12 | PTA16 | PTA17 | PTA24   | K |
| L | PGA0_DP/<br>ADC0_DP0/<br>ADC1_DP3 | PGA0_DM/<br>ADC0_DM0/<br>ADC1_DM3 | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC1_OUT/<br>CMP2_IN3/<br>ADC1_SE23 | RESERVED | VBAT    | PTA4   | PTA9 | PTA11 | PTA14 | PTA15 | RESET_b | L |
| M | PGA1_DP/<br>ADC1_DP0/<br>ADC0_DP3 | PGA1_DM/<br>ADC1_DM0/<br>ADC0_DM3 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | PTE24                               | NC       | EXTAL32 | XTAL32 | PTA5 | PTA10 | VSS   | PTA19 | PTA18   | M |
|   | 1                                 | 2                                 | 3  | 4                                   | 5        | 6       | 7      | 8    | 9     | 10    | 11    | 12      |   |

**Figure 28. K20 144 MAPBGA Pinout Diagram**

## 9 Revision History

The following table provides a revision history for this document.

**Table 51. Revision History**

| Rev. No. | Date    | Substantial Changes     |
|----------|---------|-------------------------|
| 1        | 11/2010 | Initial public revision |

*Table continues on the next page...*

**Table 51. Revision History (continued)**

| Rev. No. | Date    | Substantial Changes  |
|----------|---------|--|
| 6        | 01/2012 | <ul style="list-style-type: none"> <li>Added AC electrical specifications.</li> <li>Replaced TBDs with silicon data throughout.</li> <li>In "Power mode transition operating behaviors" table, removed entry times.</li> <li>Updated "EMC radiated emissions operating behaviors" to remove SAE level and also added data for 144LQFP.</li> <li>Clarified "EP7" in "EzPort switching specifications" table and "EzPort Timing Diagram".</li> <li>Added "ENOB vs. ADC_CLK for 16-bit differential and 16-bit single-ended modes" figures.</li> <li>Updated <math>I_{DD\_RUN}</math> numbers in 'Power consumption operating behaviors' section.</li> <li>Clarified 'Diagram: Typical <math>I_{DD\_RUN}</math> operating behavior' section and updated 'Run mode supply current vs. core frequency — all peripheral clocks disabled' figure.</li> <li>In 'Voltage reference electrical specifications' section, updated <math>C_L</math>, <math>V_{tdrift}</math>, and <math>V_{vdift}</math> values.</li> <li>In 'USB electrical specifications' section, updated <math>V_{DP\_SRC}</math>, <math>I_{DDstby}</math>, and '<math>V_{Reg33out}</math>' values.</li> </ul> |
| 7        | 02/2013 | <ul style="list-style-type: none"> <li>In "ESD handling ratings", added a note for <math>I_{LAT}</math>.</li> <li>Updated "Voltage and current operating requirements".</li> <li>Updated "Voltage and current operating behaviors".</li> <li>Updated "Power mode transition operating behaviors".</li> <li>Updated "EMC radiated emissions operating behaviors" to add MAPBGA data.</li> <li>In "MCG specifications", updated the description of <math>f_{ints\_t}</math>.</li> <li>In "16-bit ADC operating conditions", updated the max spec of <math>V_{ADIN}</math>.</li> <li>In "16-bit ADC electrical characteristics", updated the temp sensor slope and voltage specs.</li> <li>Updated "I2C switching specifications".</li> <li>In "SDHC specifications", removed the operating voltage limits and updated the SD1 and SD6 specs.</li> <li>In "I2S switching specifications", added separate specification tables for the full operating voltage range.</li> </ul>  |