

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, IrDA, SD, SPI, UART/USART, USB, USB OTG |
| Peripherals | DMA, I ² S, LVD, POR, PWM, WDT |
| Number of I/O | 100 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 42x16b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LBGA |
| Supplier Device Package | 144-LBGA (13x13) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mk20dn512zvmd10 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Communication interfaces
 - USB full-/low-speed On-the-Go controller with on-chip transceiver
 - Two Controller Area Network (CAN) modules
 - Three SPI modules
 - Two I2C modules
 - Six UART modules
 - Secure Digital host controller (SDHC)
 - I2S module

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK20 and MK20.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
|-------|----------------------|--|
| Q | Qualification status | M = Fully qualified, general market flow P = Prequalification |
| K## | Kinetis family | • K20 |
| A | Key attribute | D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU |
| М | Flash memory type | N = Program flash only X = Program flash and FlexMemory |

General


| Symbol | Description | Min. | Max. | Unit |
|---------------------|---|-----------------------|-----------------------|------|
| V _{DD} | Digital supply voltage | -0.3 | 3.8 | V |
| I _{DD} | Digital supply current | | 185 | mA |
| V _{DIO} | Digital input voltage (except RESET, EXTAL, and XTAL) | -0.3 | 5.5 | V |
| V _{AIO} | V _{AIO} Analog ¹ , RESET, EXTAL, and XTAL input voltage | | V _{DD} + 0.3 | V |
| I _D | Maximum current single pin limit (applies to all digital pins) | -25 | 25 | mA |
| V _{DDA} | Analog supply voltage | V _{DD} – 0.3 | V _{DD} + 0.3 | V |
| V _{USB_DP} | USB_DP input voltage | -0.3 | 3.63 | V |
| V _{USB_DM} | USB_DM input voltage | -0.3 | 3.63 | V |
| VREGIN | USB regulator input | -0.3 | 6.0 | V |
| V _{BAT} | RTC battery supply voltage | -0.3 | 3.8 | V |

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + $(V_{IH} - V_{IL})/2$.

Figure 1. Input signal measurement reference

All digital I/O switching characteristics assume:

- 1. output pins
 - have C_L=30pF loads,
 - are configured for fast slew rate (PORTx_PCRn[SRE]=0), and
 - are configured for high drive strength (PORTx_PCRn[DSE]=1)
- 2. input pins
 - have their passive filter disabled (PORTx_PCRn[PFE]=0)

5.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------|---|------|------|------|------|-------|
| V _{POR} | Falling VDD POR detect voltage | 0.8 | 1.1 | 1.5 | V | |
| V_{LVDH} | Falling low-voltage detect threshold — high range (LVDV=01) | 2.48 | 2.56 | 2.64 | V | |
| | Low-voltage warning thresholds — high range | | | | | 1 |
| V_{LVW1H} | Level 1 falling (LVWV=00) | 2.62 | 2.70 | 2.78 | V | |
| V_{LVW2H} | Level 2 falling (LVWV=01) | 2.72 | 2.80 | 2.88 | V | |
| V _{LVW3H} | Level 3 falling (LVWV=10) | 2.82 | 2.90 | 2.98 | V | |
| V_{LVW4H} | Level 4 falling (LVWV=11) | 2.92 | 3.00 | 3.08 | v | |
| V _{HYSH} | Low-voltage inhibit reset/recover hysteresis — high range | _ | ±80 | _ | mV | |
| V_{LVDL} | Falling low-voltage detect threshold — low range (LVDV=00) | 1.54 | 1.60 | 1.66 | V | |
| | Low-voltage warning thresholds — low range | | | | | 1 |
| V_{LVW1L} | Level 1 falling (LVWV=00) | 1.74 | 1.80 | 1.86 | V | |
| V _{LVW2L} | Level 2 falling (LVWV=01) | 1.84 | 1.90 | 1.96 | V | |
| V _{LVW3L} | Level 3 falling (LVWV=10) | 1.94 | 2.00 | 2.06 | V | |
| V_{LVW4L} | Level 4 falling (LVWV=11) | 2.04 | 2.10 | 2.16 | V | |
| V _{HYSL} | Low-voltage inhibit reset/recover hysteresis — low range | _ | ±60 | - | mV | |
| V_{BG} | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V | |
| t _{LPO} | Internal low power oscillator period — factory trimmed | 900 | 1000 | 1100 | μs | |

1. Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

| Symbol | ol Description | | Тур. | Max. | Unit | Notes |
|-----------------------|--|-----|------|------|------|-------|
| V _{POR_VBAT} | Falling VBAT supply POR detect voltage | 0.8 | 1.1 | 1.5 | V | |

5.2.3 Voltage and current operating behaviors Table 4. Voltage and current operating behaviors

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------|--|-----------------------|-------------------|------|------|---------|
| V _{OH} | Output high voltage — high drive strength | | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -9mA | V _{DD} – 0.5 | _ | _ | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -3\text{mA}$ | V _{DD} – 0.5 | _ | _ | V | |
| | Output high voltage — low drive strength | | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -2mA | V _{DD} – 0.5 | | _ | v | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{I}_{\text{OH}} = -0.6 \text{mA}$ | V _{DD} – 0.5 | _ | _ | V | |
| I _{OHT} | Output high current total for all ports | | _ | 100 | mA | |
| V _{OL} | Output low voltage — high drive strength | | | | | 2 |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 9mA | _ | | 0.5 | v | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 3mA | — | _ | 0.5 | V | |
| | Output low voltage — low drive strength | | | | | - |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 2mA | _ | _ | 0.5 | v | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 0.6mA | — | — | 0.5 | V | |
| I _{OLT} | Output low current total for all ports | _ | _ | 100 | mA | |
| I _{INA} | Input leakage current, analog pins and digital pins configured as analog inputs | | | | | 3, 4 |
| | • $V_{SS} \le V_{IN} \le V_{DD}$ | | | | | |
| | All pins except EXTAL32, XTAL32, EXTAL, XTAL | _ | 0.002 | 0.5 | μA | |
| | EXTAL (PTA18) and XTAL (PTA19) | — | 0.004 | 1.5 | μA | |
| | • EXTAL32, XTAL32 | — | 0.075 | 10 | μΑ | |
| I _{IND} | Input leakage current, digital pins | | | | | 4, 5 |
| | • $V_{SS} \le V_{IN} \le V_{IL}$ | | | | | |
| | All digital pins | — | 0.002 | 0.5 | μA | |
| | • V _{IN} = V _{DD} | | | | | |
| | All digital pins except PTD7 | _ | 0.002 | 0.5 | μA | |
| | • PTD7 | — | 0.004 | 1 | μA | |
| I _{IND} | Input leakage current, digital pins | | | | | 4, 5, 6 |
| - | • $V_{IL} < V_{IN} < V_{DD}$ | | | | | |
| | • V _{DD} = 3.6 V | _ | 18 | 26 | μA | |
| | • V _{DD} = 3.0 V | _ | 12 | 49 | μA | |
| | • V _{DD} = 2.5 V | _ | 8 | 13 | μA | |
| | • V _{DD} = 1.7 V | | 3 | 6 | μA | |

Table continues on the next page...

General

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| I _{DD_VLPR} | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled | _ | N/A | | mA | 7 |
| I _{DD_VLPW} | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled | — | N/A | — | mA | 8 |
| I _{DD_STOP} | Stop mode current at 3.0 V | | | | | |
| | • @ –40 to 25°C | _ | 0.59 | 1.4 | mA | |
| | • @ 70°C | _ | 2.26 | 7.9 | mA | |
| | • @ 105°C | — | 5.94 | 19.2 | mA | |
| I _{DD_VLPS} | Very-low-power stop mode current at 3.0 V | | | | | |
| | • @ -40 to 25°C | _ | 93 | 435 | μA | |
| | • @ 70°C | _ | 520 | 2000 | μA | |
| | • @ 105°C | — | 1350 | 4000 | μA | |
| I _{DD_LLS} | Low leakage stop mode current at 3.0 V | | | | | 9 |
| | • @ –40 to 25°C | _ | 4.8 | 20 | μA | |
| | • @ 70°C | _ | 28 | 68 | μA | |
| | • @ 105°C | _ | 126 | 270 | μA | |
| I _{DD_VLLS3} | Very low-leakage stop mode 3 current at 3.0 V | | | | | 9 |
| | • @ -40 to 25°C | _ | 3.1 | 8.9 | μA | |
| | • @ 70°C | — | 17 | 35 | μA | |
| | • @ 105°C | — | 82 | 148 | μA | |
| I _{DD_VLLS2} | Very low-leakage stop mode 2 current at 3.0 V | | | | | |
| | • @40 to 25°C | _ | 2.2 | 5.4 | μA | |
| | • @ 70°C | _ | 7.1 | 12.5 | μA | |
| | • @ 105°C | _ | 41 | 125 | μΑ | |
| I _{DD_VLLS1} | Very low-leakage stop mode 1 current at 3.0 V | | | | | |
| | • @40 to 25°C | _ | 2.1 | 7.6 | μA | |
| | • @ 70°C | _ | 6.2 | 13.5 | μA | |
| | • @ 105°C | — | 30 | 46 | μA | |
| I _{DD_VBAT} | Average current with RTC and 32kHz disabled at 3.0 V | | | | | |
| | • @ -40 to 25°C | _ | 0.33 | 0.39 | μA | |
| | • @ 70°C | _ | 0.60 | 0.78 | μA | |
| | • @ 105°C | | 1.97 | 2.9 | μΑ | |

Table 6. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------------------|--|------|-----------------|------|------|-------|
| R _F | Feedback resistor — low-frequency, low-power mode (HGO=0) | — | | _ | MΩ | 2, 4 |
| | Feedback resistor — low-frequency, high-gain mode (HGO=1) | — | 10 | _ | MΩ | |
| | Feedback resistor — high-frequency, low-power mode (HGO=0) | — | _ | | MΩ | |
| | Feedback resistor — high-frequency, high-gain mode (HGO=1) | _ | 1 | | MΩ | |
| R _S | Series resistor — low-frequency, low-power mode (HGO=0) | — | _ | _ | kΩ | |
| | Series resistor — low-frequency, high-gain mode (HGO=1) | — | 200 | | kΩ | |
| | Series resistor — high-frequency, low-power mode (HGO=0) | — | _ | | kΩ | |
| | Series resistor — high-frequency, high-gain mode (HGO=1) | | | | | |
| | | — | 0 | _ | kΩ | |
| V _{pp} ⁵ | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0) | _ | 0.6 | _ | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1) | _ | V _{DD} | _ | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | _ | 0.6 | _ | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | _ | V _{DD} | _ | V | |

Table 16. Oscillator DC electrical specifications (continued)

1. V_{DD}=3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

3. C_x,C_y can be provided by using either the integrated capacitors or by using external components.

4. When low power mode is selected, R_F is integrated and must not be attached externally.

5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

6.3.2.2 Oscillator frequency specifications Table 17. Oscillator frequency specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| f _{osc_lo} | Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00) | 32 | | 40 | kHz | |
| f _{osc_hi_1} | Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01) | 3 | _ | 8 | MHz | |

Table continues on the next page...

Peripheral operating requirements and behaviors




Figure 9. EzPort Timing Diagram

6.4.3 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

| Num | Description | Min. | Max. | Unit | Notes |
|-----|---|------|--------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | — | FB_CLK | MHz | |
| FB1 | Clock period | 20 | _ | ns | |
| FB2 | Address, data, and control output valid | — | 11.5 | ns | 1 |
| FB3 | Address, data, and control output hold | 0.5 | _ | ns | 1 |
| FB4 | Data and FB_TA input setup | 8.5 | _ | ns | 2 |
| FB5 | Data and FB_TA input hold | 0.5 | _ | ns | 2 |

Table 25. Flexbus limited voltage range switching specifications

1. Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W, FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.

Peripheral operating requirements and behaviors




Figure 11. FlexBus write timing diagram

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|--------------------|---------------------------------|--------------------------------------|--------------|-------------------|--------------|------------------|-----------------------|
| | ADC | • ADLPC = 1, ADHSC = 0 | 1.2 | 2.4 | 3.9 | MHz | $t_{ADACK} = 1/$ |
| | asynchronous clock source | • ADLPC = 1, ADHSC = 1 | 2.4 | 4.0 | 6.1 | MHz | f _{ADACK} |
| f _{ADACK} | | • ADLPC = 0, ADHSC = 0 | 3.0 | 5.2 | 7.3 | MHz | |
| | | • ADLPC = 0, ADHSC = 1 | 4.4 | 6.2 | 9.5 | MHz | |
| | Sample Time | See Reference Manual chapter | for sample t | limes | | | 1 |
| TUE | Total unadjusted | 12-bit modes | _ | ±4 | ±6.8 | LSB ⁴ | 5 |
| | error | <12-bit modes | — | ±1.4 | ±2.1 | | |
| DNL | Differential non- | 12-bit modes | | ±0.7 | -1.1 to +1.9 | LSB ⁴ | 5 |
| | linearity | | | | -0.3 to 0.5 | | |
| | | <12-bit modes | — | ±0.2 | | | |
| INL | Integral non- | 12-bit modes | _ | ±1.0 | -2.7 to +1.9 | LSB ⁴ | 5 |
| | linearity | | | | -0.7 to +0.5 | | |
| | | <12-bit modes | | ±0.5 | | | |
| E _{FS} | Full-scale error | 12-bit modes | — | -4 | -5.4 | LSB ⁴ | V _{ADIN} = |
| | | <12-bit modes | — | -1.4 | -1.8 | | V _{DDA} 5 |
| Eq | Quantization | 16-bit modes | | -1 to 0 | | LSB ⁴ | 5 |
| 3 | error | ≤13-bit modes | — | _ | ±0.5 | | |
| ENOB | Effective number | 16-bit differential mode | | | | | 6 |
| | of bits | • Avg = 32 | 12.8 | 14.5 | | bits | |
| | | • Avg = 4 | 11.9 | 13.8 | | bits | |
| | | 16-bit single-ended mode | | | | | |
| | | • Avg = 32 | | | | | |
| | | • Avg = 4 | 12.2 | 13.9 | _ | bits | |
| | | | 11.4 | 13.1 | | bits | |
| SINAD | Signal-to-noise plus distortion | See ENOB | 6.02 | 2 × ENOB + | 1.76 | dB | |
| THD | Total harmonic | 16-bit differential mode | | | | | 7 |
| | distortion | • Avg = 32 | — | -94 | | dB | |
| | | 16-bit single-ended mode | | | | | |
| | | • Avg = 32 | — | -85 | _ | dB | |
| SFDR | Spurious free | 16-bit differential mode | | | | | 7 |
| | dynamic range | • Avg = 32 | 82 | 95 | _ | dB | |
| | | 16-bit single-ended mode | 70 | | | | |
| | | • Avg = 32 | 78 | 90 | | dB | |
| L | | | | | | | L |


Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)


Peripheral operating requirements and behaviors

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|---------------------|------------------------|---|------|------------------------|------|-------|---|
| E _{IL} | Input leakage error | | | $I_{ln} \times R_{AS}$ | | mV | I _{In} = leakage current |
| | | | | | | | (refer to the MCU's voltage and current operating ratings) |
| | Temp sensor slope | Across the full temperature range of the device | 1.55 | 1.62 | 1.69 | mV/°C | |
| V _{TEMP25} | Temp sensor voltage | 25 °C | 706 | 716 | 726 | mV | |

Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)


- 1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
- Typical values assume V_{DDA} = 3.0 V, Temp = 25°C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.







Peripheral operating requirements and behaviors




Typical ADC 16-bit Single-Ended ENOB vs ADC Clock 100Hz, 90% FS Sine Input

Figure 14. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

6.6.1.3 16-bit ADC with PGA operating conditions Table 29. 16-bit ADC with PGA operating conditions

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|---------------------|----------------------------|-------------------|------------------|-------------------|------------------|------|-------------------------|
| V _{DDA} | Supply voltage | Absolute | 1.71 | _ | 3.6 | V | |
| V _{REFPGA} | PGA ref voltage | | VREF_OU T | VREF_OU T | VREF_OU T | V | 2, 3 |
| V _{ADIN} | Input voltage | | V _{SSA} | _ | V _{DDA} | V | |
| V _{CM} | Input Common Mode range | | V _{SSA} | _ | V _{DDA} | V | |
| R _{PGAD} | Differential input | Gain = 1, 2, 4, 8 | — | 128 | — | kΩ | IN+ to IN- ⁴ |
| | impedance | Gain = 16, 32 | _ | 64 | — | | |
| | | Gain = 64 | _ | 32 | — | | |
| R _{AS} | Analog source resistance | | - | 100 | — | Ω | 5 |
| Τ _S | ADC sampling time | | 1.25 | — | — | μs | 6 |






Figure 17. Typical INL error vs. digital code

6.8.10 I²S switching specifications

This section provides the AC timings for the I²S in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (TCR[TSCKP] = 0, RCR[RSCKP] = 0) and a non-inverted frame sync (TCR[TFSI] = 0, RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (I2S_BCLK) and/or the frame sync (I2S_FS) shown in the figures below.

| Num | Description | Min. | Max. | Unit |
|-----|--|----------------------|------|-------------|
| | Operating voltage | 2.7 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 2 x t _{SYS} | | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_BCLK cycle time | 5 x t _{SYS} | — | ns |
| S4 | I2S_BCLK pulse width high/low | 45% | 55% | BCLK period |
| S5 | I2S_BCLK to I2S_FS output valid | — | 15 | ns |
| S6 | I2S_BCLK to I2S_FS output invalid | -2.5 | _ | ns |
| S7 | I2S_BCLK to I2S_TXD valid | _ | 15 | ns |
| S8 | I2S_BCLK to I2S_TXD invalid | -3 | _ | ns |
| S9 | I2S_RXD/I2S_FS input setup before I2S_BCLK | 20 | — | ns |
| S10 | I2S_RXD/I2S_FS input hold after I2S_BCLK | 0 | | ns |

 Table 46.
 I²S master mode timing (limited voltage range)




Figure 25. I²S timing — master mode

Peripheral operating requirements and behaviors

| Num | Description | Min. | Max. | Unit |
|-----|---|----------------------|------|-------------|
| | Operating voltage | 2.7 | 3.6 | V |
| S11 | I2S_BCLK cycle time (input) | 8 x t _{SYS} | — | ns |
| S12 | I2S_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_FS input setup before I2S_BCLK | 10 | | ns |
| S14 | I2S_FS input hold after I2S_BCLK | 3 | _ | ns |
| S15 | I2S_BCLK to I2S_TXD/I2S_FS output valid | — | 20 | ns |
| S16 | I2S_BCLK to I2S_TXD/I2S_FS output invalid | 0 | | ns |
| S17 | I2S_RXD setup before I2S_BCLK | 10 | _ | ns |
| S18 | I2S_RXD hold after I2S_BCLK | 2 | _ | ns |






Figure 26. I²S timing — slave modes

Table 48. I²S master mode timing (full voltage range)

| Num | Description | Min. | Max. | Unit |
|-----|--|----------------------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 2 x t _{SYS} | | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_BCLK cycle time | 5 x t _{SYS} | _ | ns |
| S4 | I2S_BCLK pulse width high/low | 45% | 55% | BCLK period |
| S5 | I2S_BCLK to I2S_FS output valid | — | 15 | ns |
| S6 | I2S_BCLK to I2S_FS output invalid | -4.3 | _ | ns |
| S7 | I2S_BCLK to I2S_TXD valid | — | 15 | ns |
| S8 | I2S_BCLK to I2S_TXD invalid | -4.6 | _ | ns |
| S9 | I2S_RXD/I2S_FS input setup before I2S_BCLK | 23.9 | _ | ns |
| S10 | I2S_RXD/I2S_FS input hold after I2S_BCLK | 0 | — | ns |

Dimensions

- 3. CAPTRM=0, DELVOL=2, and fixed external capacitance of 20 pF.
- 4. CAPTRM=0, EXTCHRG=9, and fixed external capacitance of 20 pF.
- 5. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 6. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 7. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 8. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 10. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes, it is equal to (C_{ref} * I_{ext})/(I_{ref} * PS * NSCN). Sensitivity depends on the configuration used. The typical value listed is based on the following configuration: lext = 5 μA, EXTCHRG = 4, PS = 128, NSCN = 2, I_{ref} = 16 μA, REFCHRG = 15, C_{ref} = 1.0 pF. The minimum sensitivity describes the smallest possible capacitance that can be measured by a single count (this is the best sensitivity but is described as a minimum because it's the smallest number). The minimum sensitivity parameter is based on the following configuration: I_{ext} = 1 μA, EXTCHRG = 0, PS = 128, NSCN = 32, I_{ref} = 32 μA, REFCHRG = 31, C_{ref} = 0.5 pF
- 11. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, DELVOL = 2, EXTCHRG = 15.
- 12. CAPTRM=7, DELVOL=2, REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 144-pin LQFP | 98ASS23177W |
| 144-pin MAPBGA | 98ASA00222D |

8 Pinout

8.1 K20 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Pinout

| 144 LQFP | 144 Map Bga | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------|-------------------|-------------------|-----------------------------------|-----------|-------------------|-----------------|-----------------|------------|----------|------------------|------------------------|----------|
| 52 | K6 | PTA2 | JTAG_TDO/ TRACE_SWO/ EZP_DO | TSI0_CH3 | PTA2 | UART0_TX | FTM0_CH7 | | | | JTAG_TDO/ TRACE_SWO | EZP_DO |
| 53 | K7 | PTA3 | JTAG_TMS/ SWD_DIO | TSI0_CH4 | PTA3 | UARTO_RTS_ b | FTM0_CH0 | | | | JTAG_TMS/ SWD_DIO | |
| 54 | L7 | PTA4/ LLWU_P3 | NMI_b/ EZP_CS_b | TSI0_CH5 | PTA4/ LLWU_P3 | | FTM0_CH1 | | | | NMI_b | EZP_CS_b |
| 55 | M8 | PTA5 | DISABLED | | PTA5 | | FTM0_CH2 | | CMP2_OUT | I2S0_RX_ BCLK | JTAG_TRST | |
| 56 | E7 | VDD | VDD | VDD | | | | | | | | |
| 57 | G7 | VSS | VSS | VSS | | | | | | | | |
| 58 | J7 | PTA6 | DISABLED | | PTA6 | | FTM0_CH3 | | | | TRACE_ CLKOUT | |
| 59 | J8 | PTA7 | ADC0_SE10 | ADC0_SE10 | PTA7 | | FTM0_CH4 | | | | TRACE_D3 | |
| 60 | K8 | PTA8 | ADC0_SE11 | ADC0_SE11 | PTA8 | | FTM1_CH0 | | | FTM1_QD_ PHA | TRACE_D2 | |
| 61 | L8 | PTA9 | DISABLED | | PTA9 | | FTM1_CH1 | | | FTM1_QD_ PHB | TRACE_D1 | |
| 62 | M9 | PTA10 | DISABLED | | PTA10 | | FTM2_CH0 | | | FTM2_QD_ PHA | TRACE_D0 | |
| 63 | L9 | PTA11 | DISABLED | | PTA11 | | FTM2_CH1 | | | FTM2_QD_ PHB | | |
| 64 | K9 | PTA12 | CMP2_IN0 | CMP2_IN0 | PTA12 | CAN0_TX | FTM1_CH0 | | | I2S0_TXD | FTM1_QD_ PHA | |
| 65 | J9 | PTA13/ LLWU_P4 | CMP2_IN1 | CMP2_IN1 | PTA13/ LLWU_P4 | CAN0_RX | FTM1_CH1 | | | I2S0_TX_FS | FTM1_QD_ PHB | |
| 66 | L10 | PTA14 | DISABLED | | PTA14 | SPI0_PCS0 | UART0_TX | | | I2S0_TX_ BCLK | | |
| 67 | L11 | PTA15 | DISABLED | | PTA15 | SPI0_SCK | UARTO_RX | | | I2S0_RXD | | |
| 68 | K10 | PTA16 | DISABLED | | PTA16 | SPI0_SOUT | UARTO_CTS_ b | | | I2S0_RX_FS | | |
| 69 | K11 | PTA17 | ADC1_SE17 | ADC1_SE17 | PTA17 | SPI0_SIN | UARTO_RTS_ b | | | I2S0_MCLK | I2S0_CLKIN | |
| 70 | E8 | VDD | VDD | VDD | | | | | | | | |
| 71 | G8 | VSS | VSS | VSS | | | | | | | | |
| 72 | M12 | PTA18 | EXTAL | EXTAL | PTA18 | | FTM0_FLT2 | FTM_CLKIN0 | | | | |
| 73 | M11 | PTA19 | XTAL | XTAL | PTA19 | | FTM1_FLT0 | FTM_CLKIN1 | | LPT0_ALT1 | | |
| 74 | L12 | RESET_b | RESET_b | RESET_b | | | | | | | | |
| 75 | K12 | PTA24 | DISABLED | | PTA24 | | | | | FB_A29 | | |
| 76 | J12 | PTA25 | DISABLED | | PTA25 | | | | | FB_A28 | | |
| 77 | J11 | PTA26 | DISABLED | | PTA26 | | | | | FB_A27 | | |
| 78 | J10 | PTA27 | DISABLED | | PTA27 | | | | | FB_A26 | | |
| 79 | H12 | PTA28 | DISABLED | | PTA28 | | | | | FB_A25 | | |
| 80 | H11 | PTA29 | DISABLED | | PTA29 | | | | | FB_A24 | | |

Revision History

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
|---|-----------------------------------|-----------------------------------|--|-------------------------------------|----------|---------|--------|------|-------|-------|-------|---------|---|
| A | PTD7 | PTD6 | PTD5 | PTD4 | PTD0 | PTC16 | PTC12 | PTC8 | PTC4 | NC | PTC3 | PTC2 | A |
| в | PTD12 | PTD11 | PTD10 | PTD3 | PTC19 | PTC15 | PTC11 | PTC7 | PTD9 | NC | PTC1 | PTC0 | в |
| с | PTD15 | PTD14 | PTD13 | PTD2 | PTC18 | PTC14 | PTC10 | PTC6 | PTD8 | NC | PTB23 | PTB22 | c |
| D | PTE2 | PTE1 | PTE0 | PTD1 | PTC17 | PTC13 | PTC9 | PTC5 | PTB21 | PTB20 | PTB19 | PTB18 | D |
| E | PTE6 | PTE5 | PTE4 | PTE3 | VDD | VDD | VDD | VDD | PTB17 | PTB16 | PTB11 | PTB10 | E |
| F | PTE10 | PTE9 | PTE8 | PTE7 | VDD | VSS | VSS | VDD | PTB9 | PTB8 | PTB7 | PTB6 | F |
| G | VOUT33 | VREGIN | PTE12 | PTE11 | VREFH | VREFL | VSS | VSS | PTB5 | PTB4 | PTB3 | PTB2 | G |
| н | USB0_DP | USB0_DM | VSS | PTE28 | VDDA | VSSA | VSS | VSS | PTB1 | PTB0 | PTA29 | PTA28 | н |
| J | ADC0_DP1 | ADC0_DM1 | ADC0_SE16 CMP1_IN2/ ADC0_SE21 | PTE27 | PTA0 | PTA1 | PTA6 | PTA7 | PTA13 | PTA27 | PTA26 | PTA25 | J |
| к | ADC1_DP1 | ADC1_DM1 | ADC1_SE16/ CMP2_IN2/ ADC0_SE22 | PTE26 | PTE25 | PTA2 | PTA3 | PTA8 | PTA12 | PTA16 | PTA17 | PTA24 | к |
| L | PGA0_DP/ ADC0_DP0/ ADC1_DP3 | PGA0_DM/ ADC0_DM0/ ADC1_DM3 | DAC0_OUT/ CMP1_IN3/ ADC0_SE23 | DAC1_OUT/ CMP2_IN3/ ADC1_SE23 | RESERVED | VBAT | PTA4 | PTA9 | PTA11 | PTA14 | PTA15 | RESET_b | L |
| М | PGA1_DP/ ADC1_DP0/ ADC0_DP3 | PGA1_DM/ ADC1_DM0/ ADC0_DM3 | VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18 | PTE24 | NC | EXTAL32 | XTAL32 | PTA5 | PTA10 | VSS | PTA19 | PTA18 | м |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 1 |



9 Revision History

The following table provides a revision history for this document.

 Table 51.
 Revision History

| Rev. No. | Date | Substantial Changes |
|----------|---------|-------------------------|
| 1 | 11/2010 | Initial public revision |

Table continues on the next page...

| Rev. No. | Date | Substantial Changes |
|----------|--------|---|
| 2 | 3/2011 | Many updates throughout |
| 3 | 3/2011 | Added sections that were inadvertently removed in previous revision |
| 4 | 3/2011 | Reworded I _{IC} footnote in "Voltage and Current Operating Requirements" table. |
| | | Added paragraph to "Peripheral operating requirements and behaviors" section. |
| | | Added "JTAG full voltage range electricals" table to the "JTAG electricals" section. |
| 5 | 6/2011 | Changed supported part numbers per new part number scheme Changed <i>DC injection current</i> specs in "Voltage and current operating requirements" table Changed <i>Input leakage current</i> and <i>internal pullup/pulldown resistor</i> specs in "Voltage and current operating behaviors" table Split <i>Low power stop mode current</i> specs by temperature range in "Power consumption operating behaviors" table Changed <i>Input leakage current</i> specs by temperature range in "Power consumption operating behaviors" table Changed <i>Input leakage current</i> in "Power consumption operating behaviors" table Added LPTMR clock specs to "Device clock specifications" table Changed <i>Minimum external reset pulse width</i> in "General switching specifications" table Changed <i>Supply current</i> in "MCG specifications" table Changed <i>Supply current</i> in "Oscillator TC electrical specifications" table Changed <i>Supply current</i> in "EzPort switching specifications" table Changed <i>ADC asynchronous clock source</i> specs in "16-bit ADC characteristics" table Changed <i>ADC asynchronous clock source</i> specs in "16-bit ADC characteristics" table Changed <i>ADC asynchronous clock source</i> specs in "16-bit ADC with PGA characteristics" table Changed <i>AnDc asynchronous clock source</i> specs in "16-bit ADC with PGA characteristics" table Changed <i>AnDc asynchronous clock source</i> specs in "16-bit ADC with PGA characteristics" table Changed <i>Analog comparator initialization delay</i> in "Comparator and 6-bit DAC electrical specifications" Changed <i>Analog comparator initialization delay</i> in "Comparator and 6-bit DAC electrical specifications" table Changed <i>Analog comparator initialization delay</i> in "Comparator and 6-bit DAC electrical specifications" table Changed <i>Analog comparator initialization delay</i> in "Comparator and 6-bit DAC el |

Table 51. Revision History (continued)

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$

© 2011–2013 Freescale Semiconductor, Inc.





Document Number: K20P144M100SF2 Rev. 7, 02/2013