



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 128 x 8 |
| RAM Size | 224 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f627at-e-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



Table of Contents

| 1.0 General Description | 7 |
|---|------|
| 2.0 PIC16F627A/628A/648A Device Varieties | 9 |
| 3.0 Architectural Overview | . 11 |
| 4.0 Memory Organization | 17 |
| 5.0 I/O Ports | . 33 |
| 6.0 Timer0 Module | 47 |
| 7.0 Timer1 Module | 50 |
| 8.0 Timer2 Module | . 54 |
| 9.0 Capture/Compare/PWM (CCP) Module | . 57 |
| 10.0 Comparator Module | . 63 |
| 11.0 Voltage Reference Module | . 69 |
| 12.0 Universal Synchronous Asynchronous Receiver Transmitter (USART) Module | . 73 |
| 13.0 Data EEPROM Memory | 91 |
| 14.0 Special Features of the CPU | . 97 |
| 15.0 Instruction Set Summary | 117 |
| 16.0 Development Support | 131 |
| 17.0 Electrical Specifications | 135 |
| 18.0 DC and AC Characteristics Graphs and Tables | 151 |
| 19.0 Packaging Information | 163 |
| Appendix A: Data Sheet Revision History | 171 |
| Appendix B: Device Differences | 171 |
| Appendix C: Device Migrations | 172 |
| Appendix D: Migrating from other PIC [®] Devices | 172 |
| The Microchip Web Site | 173 |
| Customer Change Notification Service | 173 |
| Customer Support | 173 |
| Reader Response | 174 |
| Product Identification System | 179 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

- To determine if an errata sheet exists for a particular device, please check with one of the following:
- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.





FIGURE 5-10: BLOCK DIAGRAM OF

RB2/TX/CK PIN Vdd RBPU Weak P Pull-up SPEN Vdd \wedge USART TX/CK Output 1 Ж RB2/ Data Bus 0 D Q TX/CK WR PORTB Vss ск ч_д Data Latch D Q WR TRISB ск∙∟а TRIS Latch Peripheral OE(1) TTL Input **RD TRISB** Buffer D Q ΕN **RD PORTB** USART Slave Clock In Schmitt Trigger Peripheral OE (output enable) is only active if Note 1: peripheral select is active.

6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Read/write capabilities
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module. Additional information is available in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In Timer mode, the TMR0 register value will increment every instruction cycle (without prescaler). If the TMR0 register is written to, the increment is inhibited for the following two cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In this mode the TMR0 register value will increment either on every rising or falling edge of pin RA4/T0CKI/CMP2. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in **Section 6.2 "Using Timer0 with External Clock"**.

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4,..., 1:256 are selectable. **Section 6.3 "Timer0 Prescaler**" details the operation of the prescaler.

6.1 Timer0 Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep since the timer is shut off during Sleep.

6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-1). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device. See Table 17-8.

7.4 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). It will continue to run during Sleep. It is primarily intended for a 32.768 kHz watch crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 7-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

| Freq | C1 | C2 |
|------------|-------|-------|
| 32.768 kHz | 15 pF | 15 pF |

Note: These values are for design guidance only. Consult Application Note AN826 "*Crystal Oscillator Basics and Crystal Selection for rfPIC*[®] *and PIC*[®] *Devices*" (DS00826) for further information on Crystal/Capacitor Selection.

7.5 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" (CCP1M<3:0> = 1011), this signal will reset Timer1.

| Note: | The special event triggers from the CCP | 1 |
|-------|---|----|
| | module will not set interrupt flag b | it |
| | TMR1IF (PIR1<0>). | |

Timer1 must be configured for either timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

7.6 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other Reset except by the CCP1 special event triggers (see **Section 9.2.4** "**Special Event Trigger**").

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

7.7 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other Resets |
|-------------------------|--------|--|---|---------|---------|----------------|--------|--------|-----------|-----------------|---------------------------------|
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | _ | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | _ | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 0Eh | TMR1L | Holding R | Holding Register for the Least Significant Byte of the 16-bit TMR1 Register | | | | | | | | uuuu uuuu |
| 0Fh | TMR1H | Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx | | | | | | | uuuu uuuu | | |
| 10h | T1CON | _ | _ | T1CKPS1 | T1CKPS0 | 1CKPS0 T1OSCEN | | TMR1CS | TMR10N | 00 0000 | uu uuuu |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

9.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as an output by clearing the TRISB<3> bit.

| Note: | Clearing the CCP1CON register will force |
|-------|---|
| | the RB3/CCP1 compare output latch to |
| | the default low level. This is not the data |
| | latch. |

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

9.2.4 SPECIAL EVENT TRIGGER

In this mode (CCP1M<3:0>=1011), an internal hardware trigger is generated, which may be used to initiate an action. See Register 9-1.

The special event trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the TMR1 clock. This allows the CCPR1 register pair to effectively be a 16-bit programmable period register for Timer1. The special event trigger output also starts an A/D conversion provided that the A/D module is enabled.

Note: Removing the match condition by changing the contents of the CCPR1H, CCPR1L register pair between the clock edge that generates the special event trigger and the clock edge that generates the TMR1 Reset will preclude the Reset from occuring.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Valu PC | e on DR | Valu all o Res | e on ther sets |
|-------------------------|---------|--------|-------------------------------------|----------------|--------------|--------------|--------------|----------|--------|------------|------------|----------------------|----------------------|
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | T0IF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | _ | CCP1IF | TMR2IF | TMR1IF | 0000 | -000 | 0000 | -000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | _ | CCP1IE | TMR2IE | TMR1IE | 0000 | -000 | 0000 | -000 |
| 86h, 186h | TRISB | PORT | PORTB Data Direction Register | | | | | | | | 1111 | 1111 | 1111 |
| 0Eh | TMR1L | Holdin | g Regis | ster for the I | Least Signif | icant Byte o | f the 16-bit | TMR1 Re | gister | xxxx | xxxx | uuuu | uuuu |
| 0Fh | TMR1H | Holdin | g Regis | ster for the I | Most Signifi | cant Byte of | the 16-bit | TMR1 Reg | ister | xxxx | xxxx | uuuu | uuuu |
| 10h | T1CON | | _ | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 00 | 0000 | uu | uuuu |
| 15h | CCPR1L | Captur | Capture/Compare/PWM Register1 (LSB) | | | | | | | | xxxx | uuuu | uuuu |
| 16h | CCPR1H | Captur | Capture/Compare/PWM Register1 (MSB) | | | | | | | | xxxx | uuuu | uuuu |
| 17h | CCP1CON | | _ | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 | 0000 | 00 | 0000 |

TABLE 9-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

FIGURE 12-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other Resets |
|---------|------------------------------------|-------|-------|-------|-------|-------|--------|--------|--------|-----------------|---------------------------------|
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | ADEN | FERR | OERR | RX9D | 0000 000x | 0000 000x |
| 19h | TXREG USART Transmit Data Register | | | | | | | | | | 0000 0000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | _ | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG Baud Rate Generator Register | | | | | | | | | 0000 0000 | 0000 0000 |

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Transmission.

12.4.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RB1/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register, will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.

Follow these steps when setting up a Synchronous Master Reception:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate. (Section 12.1 "USART Baud Rate Generator (BRG)").
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, then set enable bit RCIE.
- 6. If 9-bit reception is desired, then set bit RX9.
- 7. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an OERR error occurred, clear the error by clearing bit CREN.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR | Value on all other Resets |
|---------|-------|------------------------------------|---------|---------|-------|-----------|-----------|--------|--------|------------------|---------------------------|
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | ADEN | FERR | OERR | RX9D | 0000 000x | 0000 000x |
| 1Ah | RCREG | USART I | Receive | Data Re | | 0000 0000 | 0000 0000 | | | | |
| 8Ch | PIE1 | EPIE | CMIE | RCIE | TXIE | — | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 -000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | _ | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | SPBRG Baud Rate Generator Register | | | | | | | | 0000 0000 | 0000 0000 |

TABLE 12-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master reception.



12.5 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RB2/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Transmission:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 3. Clear bits CREN and SREN.
- 4. If interrupts are desired, then set enable bit TXIE.
- 5. If 9-bit transmission is desired, then set bit TX9.
- 6. Enable the transmission by setting enable bit TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREG register.

12.5.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of the Sleep mode. Also, bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Reception:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If an OERR error occurred, clear the error by clearing bit CREN.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other Resets |
|---------|-------|----------------------------------|----------|---------|---------|-------|--------|--------|--------|-----------------|---------------------------|
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | _ | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | ADEN | FERR | OERR | RX9D | 0000 000x | 0000 000x |
| 19h | TXREG | USART ⁻ | Transmit | Data Re | egister | | | | | 0000 0000 | 0000 0000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | — | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | 3RG Baud Rate Generator Register | | | | | | | | 0000 0000 | 0000 0000 |

TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission.

TABLE 12-12: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other Resets |
|---------|-------|------------------------------------|---------|---------|-------|-----------|-----------|--------|--------|-----------------|---------------------------|
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | ADEN | FERR | OERR | RX9D | 0000 000x | 0000 000x |
| 1Ah | RCREG | USART F | Receive | Data Re | | 0000 0000 | 0000 0000 | | | | |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | _ | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | _ | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | SPBRG Baud Rate Generator Register | | | | | | | | | 0000 0000 |

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave reception.

14.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

14.4.1 POWER-ON RESET (POR)

The on-chip POR holds the part in Reset until a VDD rise is detected (in the range of 1.2-1.7V). A maximum rise time for VDD is required. See **Section 17.0 "Electrical Specifications"** for details.

The POR circuit does not produce an internal Reset when VDD declines.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset via MCLR, BOR or PWRT until the operating conditions are met.

For additional information, refer to Application Note AN607 "*Power-up Trouble Shooting*" (DS00607).

14.4.2 POWER-UP TIMER (PWRT)

The PWRT provides a fixed 72 ms (nominal) time out on power-up (POR) or if enabled from a Brown-out Reset. The PWRT operates on an internal RC oscillator. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the PWRT. It is recommended that the PWRT be enabled when Brown-out Reset is enabled.

The power-up time delay will vary from chip-to-chip and due to VDD, temperature and process variation. See DC parameters Table 17-7 for details.

14.4.3 OSCILLATOR START-UP TIMER (OST)

The OST provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. Program execution will not start until the OST time out is complete. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep. See Table 17-7.

14.4.4 BROWN-OUT RESET (BOR)

The PIC16F627A/628A/648A have on-chip BOR circuitry. A configuration bit, BOREN, can disable (if clear/programmed) or enable (if set) the BOR circuitry. If VDD falls below VBOR for longer than TBOR, the brown-out situation will reset the chip. A Reset is not assured if VDD falls below VBOR for shorter than TBOR. VBOR and TBOR are defined in Table 17-2 and Table 17-7, respectively.

On any Reset (Power-on, Brown-out, Watchdog, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 14-7). The Power-up Timer will now be invoked, if enabled, and will keep the chip in Reset an additional 72 ms.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-Up Timer will execute a 72 ms Reset. Figure 14-7 shows typical brown-out situations.



FIGURE 14-7: BROWN-OUT SITUATIONS WITH PWRT ENABLED

FIGURE 14-16: WATCHDOG TIMER BLOCK DIAGRAM



| TABLE 14-9: | SUMMARY OF WATCHDOG TIMER REGISTERS |
|-------------|--|
| IADEE IT V. | Command of Marcheolog Inner Redictered |

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR Reset | Value on all other Resets |
|-----------|--------|-------|--------|-------|-------|-------|-------|-------|-------|-----------------------|---------------------------------|
| 2007h | CONFIG | LVP | BOREN | MCLRE | FOSC2 | PWRTE | WDTE | FOSC1 | FOSC0 | uuuu uuuu | uuuu uuuu |
| 81h, 181h | OPTION | RBPU | INTEDG | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. **Note:** Shaded cells are not used by the Watchdog Timer.

14.8 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit in the Status register is cleared, the TO bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSs with no external circuitry drawing current from the I/O pin and the comparators, and VREF should be disabled. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

| Note: | It should be noted that a Reset generated |
|-------|---|
| | by a WDT time-out does not drive MCLR |
| | pin low. |

REG1, 7

REG1 = 0x0A

REG1 = 0x8A

Before Instruction

After Instruction

BSF

| BCF | Bit Clear f | BTFSC | Bit Test f, Skip if Clear | | | |
|------------------|---|------------------|--|--|--|--|
| Syntax: | [label]BCF f,b | Syntax: | [label] BTFSC f,b | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | | |
| Operation: | $0 \rightarrow (f \le b >)$ | Operation: | skip if (f) = 0 | | | |
| Status Affected: | None | Status Affected: | None | | | |
| Encoding: | 01 00bb bfff ffff | Encoding: | 01 10bb bfff ffff | | | |
| Description: | Bit 'b' in register 'f' is cleared. | Description: | If bit 'b' in register 'f' is '0', then the | | | |
| Words: | 1 | | next instruction is skipped. | | | |
| Cycles: | 1 | | instruction fetched during the | | | |
| <u>Example</u> | BCF REG1, 7 | | current instruction execution is | | | |
| | Before Instruction REG1 = 0xC7 | | discarded, and a NOP is executed instead, making this a two-cycle instruction. | | | |
| | REG1 = 0x47 | Words: | 1 | | | |
| | | Cycles: | 1(2) | | | |
| BSF | Bit Set f | Example | HERE BTFSC REG1 FALSE GOTO PROCESS_CODE | | | |
| Syntax: | [label]BSF f,b | | TRUE • | | | |
| Operands: | $0 \le f \le 127$ | | • | | | |
| | $0 \le b \le 7$ | | Before Instruction | | | |
| Operation: | $1 \rightarrow (f \le b >)$ | | PC = address HERE After Instruction if REG<1> = 0. | | | |
| Status Affected: | None | | | | | |
| Encoding: | 01 01bb bfff ffff | | PC = address TRUE | | | |
| Description: | Bit 'b' in register 'f' is set. | | if REG<1> =1, | | | |
| Words: | 1 | | PC = address FALSE | | | |
| Cycles: | 1 | | | | | |

Example

| IORLW | Inclusive OR Literal with W | | | | | | |
|------------------|--|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] IORLW k | | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | | |
| Operation: | (W) .OR. $k \rightarrow$ (W) | | | | | | |
| Status Affected: | Z | | | | | | |
| Encoding: | 11 1000 kkkk kkkk | | | | | | |
| Description: | The contents of the W register is OR'ed with the eight-bit literal 'k'. The result is placed in the W register. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | IORLW 0x35 | | | | | | |
| | Before Instruction W = 0x9A After Instruction W = 0xBF Z = 0 | | | | | | |
| IORWE | Inclusive OR W with f | | | | | | |

| MOVLW | Move Literal to W | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] MOVLW k | | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | | |
| Operation: | $k \rightarrow (W)$ | | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 11 00xx kkkk kkkk | | | | | | |
| Description: | The eight bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | MOVLW 0x5A | | | | | | |
| | After Instruction W = 0x5A | | | | | | |

| IORWF | Inclusive OR W with f | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] IORWF f,d | | | | | | |
| Operands: | $0 \le f \le 127$ d $\in [0,1]$ | | | | | | |
| Operation: | (W) .OR. (f) \rightarrow (dest) | | | | | | |
| Status Affected: | Z | | | | | | |
| Encoding: | 00 0100 dfff ffff | | | | | | |
| Description: | Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | IORWF REG1, 0 | | | | | | |
| | Before Instruction REG1 = 0x13 W = 0x91 After Instruction REG1 = 0x13 W = 0x93 Z = 1 | | | | | | |

| MOVF | Move f | | | | | | |
|------------------|--|--|--|--|--|--|--|
| Syntax: | [label] MOVF f,d | | | | | | |
| Operands: | $0 \le f \le 127$ d \in [0,1] | | | | | | |
| Operation: | $(f) \rightarrow (dest)$ | | | | | | |
| Status Affected: | Z | | | | | | |
| Encoding: | 00 1000 dfff ffff | | | | | | |
| Description: | The contents of register T is moved to a destination dependent upon the status of 'd'. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | MOVF REG1, 0 | | | | | | |
| | After Instruction W= value in REG1 register Z = 1 | | | | | | |

17.3 DC Characteristics: PIC16F627A/628A/648A (Extended)

| | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$ for extended | | | | | | |
|------------------------------|---|---|-------|-----|-------|------------|------------------------------------|--|
| Param Dovice Characteristics | | Mint | Trin | | 11 | Conditions | | |
| No. | Device Characteristics | | тур | wax | Units | VDD | Note | |
| Supply V | oltage (VDD) | | | | | | | |
| D001 | — | 3.0 | _ | 5.5 | V | — | | |
| Power-de | own Base Current (IPD) | | | | | | | |
| | — | | 0.01 | 4 | μA | 3.0 | WDT, BOR, Comparators, VREF and | |
| DUZUE | | — | 0.02 | 8 | μA | 5.0 | T1OSC: disabled | |
| Peripher | al Module Current (∆Iмо D) ⁽ | 1) | | | | | | |
| D021E | — | | 2 | 9 | μA | 3.0 | WDT Current | |
| DUZTE | | — | 9 | 20 | μA | 5.0 | | |
| DOODE | — | - | 29 | 52 | μA | 4.5 | BOR Current | |
| DUZZE | | — | 30 | 55 | μA | 5.0 | | |
| DOODE | — | | 22 | 37 | μA | 3.0 | Comparator Current | |
| DUZJE | | — | 44 | 68 | μA | 5.0 | (Both comparators enabled) | |
| D0045 | — | - | 50 | 75 | μA | 3.0 | VREF Current | |
| D024E | | — | 83 | 110 | μA | 5.0 | | |
| | — | — | 1.3 | 4 | μA | 3.0 | T1OSC Current | |
| DUZSE | | — | 1.8 | 6 | μA | 5.0 | | |
| Supply C | Current (IDD) | | | | | | | |
| | — | - | 15 | 28 | μA | 3.0 | Fosc = 32 kHz | |
| DUIDE | | — | 28 | 54 | μA | 5.0 | LP Oscillator Mode | |
| | — | | 175 | 340 | μA | 3.0 | Fosc = 1 MHz | |
| DOTIE | | — | 320 | 520 | μA | 5.0 | XT Oscillator Mode | |
| D012E | — | | 450 | 650 | μA | 3.0 | Fosc = 4 MHz XT Oscillator Mode | |
| | | — | 0.710 | 1.1 | mA | 5.0 | | |
| | — | - | 565 | 785 | μA | 3.0 | Fosc = 4 MHz | |
| DUIZAE | | _ | 0.895 | 1.3 | mA | 5.0 | INTOSC | |
| D013E | _ | _ | 2.5 | 2.9 | mA | 4.5 | Fosc = 20 MHz | |
| DUISE | | _ | 2.75 | 3.5 | mA | 5.0 | HS Oscillator Mode | |

Note 1: The "△" current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement. Max values should be used when calculating total current consumption.



FIGURE 18-3: TYPICAL BASELINE CURRENT IPD vs. VDD (125°C)



FIGURE 18-10: TYPICAL INTERNAL OSCILLATOR FREQUENCY vs. TEMPERATURE VDD = 3 VOLTS



FIGURE 18-11: TYPICAL INTERNAL OSCILLATOR FREQUENCY vs. TEMPERATURE VDD = 2 VOLTS



19.0 PACKAGING INFORMATION

19.1 Package Marking Information

18-Lead PDIP







20-Lead SSOP



28-Lead QFN



Example



Example



Example



Example



| Legend | xXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. | | | | |
|--------|---|--|--|--|--|--|
| Note: | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. | | | | | |