



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	224 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f627at-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Pin Diagrams**



NOTES:

### 4.2.2.2 OPTION Register

The Option register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT (PSA = 1). See Section 6.3.1 "Switching Prescaler Assignment".

### **REGISTER 4-2:** OPTION\_REG – OPTION REGISTER (ADDRESS: 81h, 181h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
	bit 7							bit 0
bit 7	RBPU: PC	RTB Pull-u	up Enable bit					
	1 = PORTI 0 = PORTI	B pull-ups a B pull-ups a	are disabled are enabled	by individual	port latch value	es		
bit 6	INTEDG: I	nterrupt Ec	lge Select bi	t				
	1 = Interru 0 = Interru	pt on rising pt on falling	edge of RB g edge of RB	0/INT pin 60/INT pin				
bit 5	TOCS: TM	R0 Clock S	Source Selec	t bit				
	1 = Transit 0 = Interna	tion on RA4 al instructio	4/T0CKI/CMI n cycle clock	⊃2 pin (CLKOUT)				
bit 4	TOSE: TMI	R0 Source	Edge Select	bit				
	1 = Increm 0 = Increm	nent on higl nent on low	n-to-low trans -to-high trans	sition on RA sition on RA	4/T0CKI/CMP2 4/T0CKI/CMP2	pin pin		
bit 3	PSA: Pres	caler Assig	nment bit					
	1 = Presca 0 = Presca	aler is assig aler is assig	ned to the V ned to the T	VDT imer0 modu	le			
bit 2-0	PS<2:0>:	Prescaler F	Rate Select b	oits				
	I	Bit Value	TMR0 Rate	WDT Rate				
	_	000	1:2	1:1				
		001	1:4	1:2				
		010	1.0 1·16	1.4				
		100	1:32	1:16				
		101	1:64	1:32				
			4.400	4.04				

 110
 1:128
 1:64

 111
 1:256
 1:128

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown







### 6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Read/write capabilities
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module. Additional information is available in the *"PIC<sup>®</sup> Mid-Range MCU Family Reference Manual"* (DS33023).

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In Timer mode, the TMR0 register value will increment every instruction cycle (without prescaler). If the TMR0 register is written to, the increment is inhibited for the following two cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In this mode the TMR0 register value will increment either on every rising or falling edge of pin RA4/T0CKI/CMP2. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in **Section 6.2 "Using Timer0 with External Clock"**.

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4,..., 1:256 are selectable. **Section 6.3 "Timer0 Prescaler**" details the operation of the prescaler.

### 6.1 Timer0 Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep since the timer is shut off during Sleep.

### 6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-1). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device. See Table 17-8.

### 7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 Interrupt, if enabled, is generated on overflow of the TMR1 register pair which latches the interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing the Timer1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- As a counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

-n = Value at POR

In Timer mode, the TMR1 register pair value increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (Section 9.0 "Capture/Compare/PWM (CCP) Module"). Register 7-1 shows the Timer1 control register.

For the PIC16F627A/628A/648A, when the Timer1 oscillator is enabled (T1OSCEN is set), the RB7/T1OSI/PGD and RB6/T1OSO/T1CKI/PGC pins become inputs. That is, the TRISB<7:6> value is ignored.

EK / - I.	TICON-			<b>NEGISTER</b>	ADDRESS.			
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N
	bit 7			· · ·		1		bit 0
bit 7-6	Unimplem	ented: Rea	ad as '0'					
bit 5-4	T1CKPS<1	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits						
	11 <b>= 1:8 P</b> i	rescale valı	ue					
	10 = 1:4 Pi	rescale valu	Je					
	01 = 1:2 Pi	rescale valu	Je					
hit 3	TIOSCEN	· Timer1 Or	scillator Enal	hle Control b	it			
DIEG	1 = Oscillat	tor is enabl		JC 0011101 2				
	0 = Oscillat	tor is shut c	off(1)					
bit 2	T1SYNC: 7	Fimer1 Exte	ernal Clock Ir	nput Synchro	onization Contro	ol bit		
	TMR1CS =	<u>= 1</u>						
	1 = Do not	synchroniz	e external cl	ock input				
	0 = Synchr	onize exter	nal clock inp	out				
	<u>- This hit is i</u>	<u>: 0</u> anored Tin	ner1 uses th	e internal clc	vek when TMR <sup>4</sup>	1CS = 0		
hit 1		Timer1 Clor		alact hit		$\mathbf{U}\mathbf{U}=\mathbf{U}.$		
	1 = Extern:	al clock from	m nin RB6/T		I/PGC (on the	risina edae	.)	
	0 = Interna	I clock (Fo:	sc/4)	1000/1101		Tonig cage	)	
bit 0	TMR1ON:	Timer1 On	bit					
	1 = Enable	s Timer1						
	0 = Stops 7	limer1						
	Note 1:	The oscilla	ator inverter a	and feedbacl	k resistor are tu	irned off to	eliminate p	ower drain.
	Legend:							
	R = Reada	able bit	VV = V	Nritable bit	U = Unimpl	emented b	it. read as '	0'

'1' = Bit is set

'0' = Bit is cleared

REGISTER 7-1: T1CON – TIMER1 CONTROL REGISTER (ADDRESS: 10h)

x = Bit is unknown

### 9.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

*PWM duty cycle* =

(CCPR1L:CCP1CON<5:4>) · Tosc · TMR2 prescale value

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:



Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the *PIC<sup>®</sup> Mid-Range Reference Manual* (DS33023).

### 9.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISB<3> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.

### TABLE 9-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.5

### TABLE 9-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
86h, 186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
11h	TMR2	Timer2 M	odule's Reg	ister						0000 0000	0000 0000
92h	PR2	Timer2 M	odule's Peri	od Register						1111 1111	1111 1111
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	uuuu uuuu
15h	CCPR1L	Capture/0	Compare/PV	/M Register	1 (LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/0	Compare/PV	/M Register	1 (MSB)					XXXX XXXX	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

NOTES:

### **10.1** Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 10-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode.

If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 17-2.

- Note 1: Comparator interrupts should be disabled during a Comparator mode change, otherwise a false interrupt may occur.
  - 2: Comparators can have an inverted output. See Figure 10-1.



### FIGURE 10-1: COMPARATOR I/O OPERATING MODES

ER 12-2.	RUSIA-	RECEIVE	STATUSA		KUL KEGISI		KE33. 10	1)
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D
	bit 7		•	•	I			bit 0
bit 7	SPEN: Ser	rial Port Ena	ble bit					
	(Configure	s RB1/RX/D	T and RB2/	TX/CK pins	as serial port pi	ns when bit	s TRISB<2	:1> are set)
	1 = Serial   0 = Serial	port enabled	1					
bit 6	RX9 9-hit	Receive En:	able bit					
bit 0	1 = Selects	s 9-bit recen	tion					
	0 = Selects	s 8-bit recep	tion					
bit 5	SREN: Sin	gle Receive	Enable bit					
	Asynchron	ous mode:						
	Don't ca	are	4					
	<u>Synchrono</u> 1 = Ena	<u>bles single r</u>	<u>iaster</u> . eceive					
	0 = Disa	ables single	receive					
	This bit	is cleared af	ter receptio	n is complet	te.			
	Synchrono	ous mode - s	lave:					
L:1. 4		In this mode	) 	I.a. 1a 14				
DIT 4	GREN: CO	ntinuous Re	ceive Enab					
	1 = Ena	i <u>ous mode</u> : Ibles continu	ous receive	2				
	0 = Disa	ables continu	Jous receive	e				
	<u>Synchrono</u>	ous mode:						
	1 = Ena	bles continu	ous receive	e until enable	e bit CREN is c	leared (CR	EN override	es SREN)
<b>h</b> :+ 0				3				
DIL 3		aress Delec	LENADIE DIL	1).				
	1 = Enat	oles address	detection.	<u>⊥)</u> . enable interr	rupt and load of	the receive	buffer whe	n RSR<8>
	is se	et			opt a			
	0 = Disa	bles addres	s detection,	all bytes are	e received, and	ninth bit ca	in be used a	as parity bit
	Asynchron	ious mode 8	<u>-bit (RX9 =</u>	<u>0)</u> :				
	Synchrono	us mode	;					
	Unused	in this mode	;					
bit 2	FERR: Fra	iming Error b	oit					
	1 = Framin	ng error (Car	n be update	d by reading	g RCREG regis	ter and rec	eive next va	alid byte)
	0 = No frar	ming error						
bit 1	OERR: Ov	errun Error I	bit					
	1 = Overru 0 = No ove	in error (Car errun error	be cleared	l by clearing	bit CREN)			
bit 0	<b>RX9D</b> : 9th	bit of receiv	ed data (Ca	an be parity	bit)			
	l egend:							
	R = Reads	able bit	M = M	Vritable hit	[] = []nimp	lemented h	it read as '	0'
	n = 1/alua	at POR	······································	Rit is sat	0' = Rit ie γ	rleared	x = Ritie u	nknown
			1 - 6	JIL 13 30L		Jicarcu	7 – Dit is u	

### FIGURE 12-5: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT

RB1/RX/DT (Pin)Startbit	bit 0 / bit 1 / 5 / bit 8 / Stop	Start bit 0 bit 8	Stop		
RCV Shift Reg				(	
RCV Buffer Reg	bit 8 = 0, Data Byte	bit 8 = 1, Address Byte	Word 1		
Read RCV Buffer Reg RCREG		<u></u>		<u> </u>	ſ)
RCIF (interrupt flag)		<u></u>			¥
ADEN = 1 <sup>(<u>1</u>') (Address Match Enable)</sup>	<u> </u>	<u>_</u>	<u>:</u>	<u> </u>	<u>'1'</u>
Note: This timing dia (Receive Buffe	agram shows a data byte follov er) because ADEN = 1 and bit (	ved by an address byte. The $8 = 0$ .	data byte is	not read i	nto the RCREG

### FIGURE 12-6: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST



## FIGURE 12-7: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST FOLLOWED BY VALID DATA BYTE

RB1/RX/DT (pi	n)StartStartStartStartStart
RCV Shift Reg – RCV Buffer F Read RCV Buffer Reg RCREG	Reg
RCIF (Interrupt Fla	
ADEN (Address Ma Enable)	tch 55 55
Note:	This timing diagram shows an address byte followed by an data byte. The data byte is read into the RCREG (Receive Buffer) because ADEN was updated after an address match, and was cleared to a '0', so the contents of the Receive Shift Register (RSR) are read into the Receive Buffer regardless of the value of bit 8.



## 12.5 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RB2/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

### 12.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Transmission:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 3. Clear bits CREN and SREN.
- 4. If interrupts are desired, then set enable bit TXIE.
- 5. If 9-bit transmission is desired, then set bit TX9.
- 6. Enable the transmission by setting enable bit TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREG register.

### 13.1 EEADR

The PIC16F648A EEADR register addresses 256 bytes of data EEPROM. All eight bits in the register (EEADR<7:0>) are required.

The PIC16F627A/628A EEADR register addresses only the first 128 bytes of data EEPROM so only seven of the eight bits in the register (EEADR<6:0>) are required. The upper bit is address decoded. This means that this bit should always be '0' to ensure that the address is in the 128 byte memory space.

### 13.2 EECON1 and EECON2 Registers

EECON1 is the control register with four low order bits physically implemented. The upper-four bits are non-existent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a  $\overline{\text{MCLR}}$  Reset or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

### REGISTER 13-3: EECON1 – EEPROM CONTROL REGISTER 1 (ADDRESS: 9Ch)

				•		,	
U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0
-	_	—	—	WRERR	WREN	WR	RD
bit 7							bit 0

bit 7-4	Unimplemented: Read as '0'
bit 3	WRERR: EEPROM Error Flag bit
	<ul> <li>1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)</li> <li>a = The write operation completed</li> </ul>
bit 2	WREN: EEPROM Write Enable bit
	1 = Allows write cycles
	0 = Inhibits write to the data EEPROM
bit 1	WR: Write Control bit
	<ul> <li>1 = initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.</li> <li>0 = Write cycle to the data EEPROM is complete</li> </ul>
bit 0	RD: Read Control bit
	<ul> <li>1 = Initiates an EEPROM read (read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software).</li> </ul>
	0 = Does not initiate an EEPROM read
	Legend:

W = Writable bit

'1' = Bit is set

R = Readable bit

-n = Value at POR

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

### 14.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16F627A/628A/648A family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. Reset
- 3. Power-on Reset (POR)
- 4. Power-up Timer (PWRT)
- 5. Oscillator Start-Up Timer (OST)
- 6. Brown-out Reset (BOR)
- 7. Interrupts
- 8. Watchdog Timer (WDT)
- 9. Sleep
- 10. Code protection
- 11. ID Locations
- 12. In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

The PIC16F627A/628A/648A has a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low current Power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

### 14.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See *"PIC16F627A/628A/648A EEPROM Memory"* 

*Programming Specification*" (DS41196) for additional information.

TABLE 14-5: S	UMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET
---------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets <sup>(1)</sup>
03h, 83h, 103h, 183h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	_	-	-	_	OSCF	-	POR	BOR	1-0x	u-uq

x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Legend:

Shaded cells are not used by Brown-out Reset.

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

#### **INITIALIZATION CONDITION FOR SPECIAL REGISTERS TABLE 14-6:**

Condition	Program Counter	Status Register	PCON Register	
Power-on Reset	000h	0001 1xxx	1-0x	
MCLR Reset during normal operation	000h	000u uuuu	1-uu	
MCLR Reset during Sleep	000h	0001 0uuu	1-uu	
WDT Reset	000h	0000 uuuu	1-uu	
WDT Wake-up	PC + 1	uuu0 0uuu	u-uu	
Brown-out Reset	000h	000x xuuu	1-u0	
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuu1 0uuu	u-uu	

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'. **Note 1:** When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

### 14.5.1 RB0/INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered; either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from Sleep, if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 14.8 "Power-Down Mode (Sleep)"** for details on Sleep, and Figure 14-17 for timing of wake-up from Sleep through RB0/INT interrupt.

### 14.5.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/ disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see **Section 6.0 "Timer0 Module"**.

### 14.5.3 PORTB INTERRUPT

An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<3>) bit. For operation of PORTB (Section 5.2 "PORTB and TRISB Registers").

Note:	If a change on the I/O pin should occur
	when the read operation is being executed
	(starts during the Q2 cycle and ends before
	the start of the Q3 cycle), then the RBIF
	interrupt flag may not get set.

### 14.5.4 COMPARATOR INTERRUPT

See **Section 10.6 "Comparator Interrupts"** for complete description of comparator interrupts.



### FIGURE 14-15: INT PIN INTERRUPT TIMING

3: CLKOUT is available in RC and INTOSC oscillator mode.4: For minimum width of INT pulse, refer to AC specs.

5: INTF is enabled to be set anytime during the Q4-Q1 cycles.

### 16.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows<sup>®</sup> programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC<sup>®</sup> microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 16.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 16.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.





## TABLE 17-7:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP<br/>TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2000			ns	VDD = 5V, -40°C to +85°C
31	Twdt	Watchdog Timer Time out Period (No Prescaler)	7*	18	33*	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	—	1024 Tosc			Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	28*	72	132*	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0*	μS	
35	TBOR	Brown-out Reset pulse width	100*	_	_	μS	$VDD \le VBOR (D005)$

**Legend:** TBD = To Be Determined.

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 17-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



NOTES: