



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	224 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f628at-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Pin Diagrams**



#### 4.2.2.1 Status Register

The Status register, shown in Register 4-1, contains the arithmetic status of the ALU; the Reset status and the bank select bits for data memory (SRAM).

The Status register can be the destination for any instruction, like any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are non-writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the Status register as "000uu1uu" (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect any Status bit. For other instructions, not affecting any Status bits, see the "Instruction Set Summary".

Note:	The C and DC bits operate as a Borrow
	and Digit Borrow out bit, respectively, in
	subtraction. See the SUBLW and SUBWF
	instructions for examples.

#### REGISTER 4-1: STATUS – STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
	IRP	RP1	RP0	TO	PD	Z	DC	С	
	bit 7							bit 0	
7	IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h-1FFh) 0 = Bank 0, 1 (00h-FFh)								
6-5	<b>RP&lt;1:0&gt;</b> : F 00 = Bank 01 = Bank 10 = Bank 11 = Bank	<b>RP&lt;1:0&gt;</b> : Register Bank Select bits (used for direct addressing) 00 = Bank 0 (00h-7Fh) 01 = Bank 1 (80h-FFh) 10 = Bank 2 (100h-17Fh) 11 = Bank 3 (180h-1FFh)							
4	<b>TO</b> : Time C 1 = After po 0 = A WDT	TO: Time Out bit 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time out occurred							
3	<b>PD</b> : Power 1 = After p 0 = By exe	PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction							
2	<b>Z</b> : Zero bit 1 = The res 0 = The res	<b>Z</b> : Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero							
1	<ul> <li>DC: Digit Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for Borrow the polarity is reversed)</li> <li>1 = A carry-out from the 4th low order bit of the result occurred</li> </ul>								
0	<ul> <li><b>C</b>: Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)</li> <li><b>1</b> = A carry-out from the Most Significant bit of the result occurred</li> <li><b>Note:</b> For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.</li> </ul>								
	Legend:							]	
	R = Reada	adable bit W = Writable bit U = Unimplemented bit, read a				it, read as '	0'		
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is ur	nknown	

# 4.2.2.4 PIE1 Register

This register contains interrupt enable bits.

EGISTER 4-4:	PIET – PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)									
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE		
	bit 7							bit 0		
bit 7	EEIE: EE V	Vrite Compl	ete Interrup	t Enable Bit						
	1 = Enable 0 = Disable	s the EE wr s the EE wr	ite complete rite complet	e interrupt e interrupt						
bit 6	CMIE: Corr	parator Inte	errupt Enab	le bit						
	1 = Enable 0 = Disable	s the compa s the compa	arator interr arator interr	upt rupt						
bit 5	RCIE: USA	RT Receive	e Interrupt E	nable bit						
	1 = Enable 0 = Disable	s the USAR s the USAF	T receive ir RT receive i	nterrupt nterrupt						
bit 4	TXIE: USA	RT Transmi	t Interrupt E	Enable bit						
	1 = Enable 0 = Disable	s the USAR s the USAF	T transmit i T transmit	nterrupt interrupt						
bit 3	Unimplem	ented: Read	<b>d as</b> '0'							
bit 2	CCP1IE: C	CP1 Interru	pt Enable b	it						
	1 = Enable 0 = Disable	<ul> <li>1 = Enables the CCP1 interrupt</li> <li>0 = Disables the CCP1 interrupt</li> </ul>								
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	errupt Enable	e bit					
	1 = Enable 0 = Disable	<ul> <li>1 = Enables the TMR2 to PR2 match interrupt</li> <li>0 = Disables the TMR2 to PR2 match interrupt</li> </ul>								
bit 0	TMR1IE: T	MR1 Overflo	ow Interrup	t Enable bit						
	1 = Enable 0 = Disable	<ul><li>1 = Enables the TMR1 overflow interrupt</li><li>0 = Disables the TMR1 overflow interrupt</li></ul>								
	Legend:									
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimple	emented b	it, read as '	0'		
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is u	nknown		

# REGISTER 4-4: PIE1 – PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)

Name	Function	Input Type	Output Type	Description		
RA0/AN0	RA0	ST	CMOS	Bidirectional I/O port		
	AN0	AN	_	Analog comparator input		
RA1/AN1	RA1	ST	CMOS	Bidirectional I/O port		
	AN1	AN	—	Analog comparator input		
RA2/AN2/VREF	RA2	ST	CMOS	Bidirectional I/O port		
	AN2	AN	—	Analog comparator input		
	VREF	_	AN	VREF output		
RA3/AN3/CMP1	RA3	ST	CMOS	Bidirectional I/O port		
	AN3	AN	—	Analog comparator input		
	CMP1	_	CMOS	Comparator 1 output		
RA4/T0CKI/CMP2	RA4	ST	OD	Bidirectional I/O port. Output is open drain type.		
	TOCKI	ST		External clock input for TMR0 or comparator output		
	CMP2	_	OD	Comparator 2 output		
RA5/MCLR/VPP	RA5	ST	—	Input port		
	MCLR	ST	_	Master clear. When configured as MCLR, this pin is an active low Reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation.		
	Vpp	HV	_	Programming voltage input		
RA6/OSC2/CLKOUT	RA6	ST	CMOS	Bidirectional I/O port		
	OSC2	—	XTAL	Oscillator crystal output. Connects to crystal resonator in Crystal Oscillator mode.		
	CLKOUT	—	CMOS	In RC or INTOSC mode. OSC2 pin can output CLKOUT, which has 1/4 the frequency of OSC1.		
RA7/OSC1/CLKIN	RA7	ST	CMOS	Bidirectional I/O port		
	OSC1	XTAL	—	Oscillator crystal input. Connects to crystal resonator in Crystal Oscillator mode.		
	CLKIN	ST		External clock source input. RC biasing pin.		
Legend: O = Outp — = Not u TTI = TTI	ut used Input	CN I OI	MOS = CN = Inp D = Op	IOS Output     P     = Power       out     ST     = Schmitt Trigger Input       oen Drain Output     AN     = Analog		

TABLE 5-1: PORTA FUNCTIONS

TABLE 5-2:	SUMMARY OF REGISTERS AS	SOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
05h	PORTA	RA7	RA6	RA5 <sup>(1)</sup>	RA4	RA3	RA2	RA1	RA0	xxxx 0000	qqqu 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
1Fh	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition. Shaded cells are not used for PORTA.

Note 1: MCLRE configuration bit sets RA5 functionality.

# 5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bidirectional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a High-impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

PORTB is multiplexed with the external interrupt, USART, CCP module and the TMR1 clock input/output. The standard port functions and the alternate port functions are shown in Table 5-3. Alternate port functions may override the TRIS setting when enabled.

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ( $\approx 200 \ \mu A$  typical). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression (See Application Note AN552 "*Implementing Wake-up on Key Strokes*" (DS00552).

Note:	If a change on the I/O pin should occur
	when a read operation is being executed
	(start of the Q2 cycle), then the RBIF
	interrupt flag may not get set.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 5-8:

BLOCK DIAGRAM OF RB0/INT PIN





#### FIGURE 5-11: BLOCK DIAGRAM OF RB3/CCP1 PIN

The code example in Example 10-1 depicts the steps required to configure the Comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 10-1:	INITIALIZING
	COMPARATOR MODULE

FLAG_REG	5 EQU	0X20
CLRF	FLAG REG	;Init flag register
CLRF	PORTA	;Init PORTA
MOVF	CMCON, W	;Load comparator bits
ANDLW	0xC0	;Mask comparator bits
IORWF	FLAG REG,F	;Store bits in flag register
MOVLW	0x03	;Init comparator mode
MOVWF	CMCON	;CM<2:0> = 011
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x07	;Initialize data direction
MOVWF	TRISA	;Set RA<2:0> as inputs
		;RA<4:3> as outputs
		;TRISA<7:5> always read `0'
BCF	STATUS, RPO	;Select Bank 0
CALL	DELAY10	;10Ms delay
MOVF	CMCON, F	;Read CMCONto end change
		;condition
BCF	PIR1,CMIF	;Clear pending interrupts
BSF	STATUS, RPO	;Select Bank 1
BSF	PIE1,CMIE	;Enable comparator interrupts
BCF	STATUS, RPO	;Select Bank 0
BSF	INTCON, PEIE	;Enable peripheral interrupts
BSF	INTCON,GIE	;Global interrupt enable

# **10.2** Comparator Operation

A single comparator is shown in Figure 10-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 10-2 represent the uncertainty due to input offsets and response time. See Table 17-2 for Common Mode voltage.

# 10.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 10-2).

#### FIGURE 10-2:

SINGLE COMPARATOR



#### 10.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the Comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD, and can be applied to either pin of the comparator(s).

#### 10.3.2 INTERNAL REFERENCE SIGNAL

The Comparator module also allows the selection of an internally generated voltage reference for the comparators. **Section 11.0 "Voltage Reference Module"**, contains a detailed description of the Voltage Reference module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0> = 010 (Figure 10-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

# 10.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 17-2, page 142).

NOTES:

# 12.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8-bit. A dedicated 8-bit baud rate generator is used to derive baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during Sleep.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- · Asynchronous Receiver

## 12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/ disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- Note 1: The TSR register is not mapped in data memory so it is not available to the user.
  - 2: Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the Baud Rate Generator (BRG) has produced a shift clock (Figure 12-1). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 12-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result the RB2/TX/CK pin will revert to high-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

#### 14.2.6 RC OSCILLATOR

For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of:

- Supply voltage
- Resistor (REXT) and capacitor (CEXT) values
- Operating temperature

The oscillator frequency will vary from unit-to-unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 14-5 shows how the R/C combination is connected.

#### FIGURE 14-5: RC OSCILLATOR MODE



The RC Oscillator mode has two options that control the unused OSC2 pin. The first allows it to be used as a general purpose I/O port. The other configures the pin as an output providing the Fosc signal (internal clock divided by 4) for test or external synchronization purposes.

#### 14.2.7 CLKOUT

The PIC16F627A/628A/648A can be configured to provide a clock out signal by programming the Configuration Word. The oscillator frequency, divided by 4 can be used for test purposes or to synchronize other logic.

# 14.2.8 SPECIAL FEATURE: DUAL-SPEED OSCILLATOR MODES

A software programmable dual-speed oscillator mode is provided when the PIC16F627A/628A/648A is configured in the INTOSC oscillator mode. This feature allows users to dynamically toggle the oscillator speed between 4 MHz and 48 kHz nominal in the INTOSC mode. Applications that require low-current power savings, but cannot tolerate putting the part into Sleep, may use this mode.

There is a time delay associated with the transition between fast and slow oscillator speeds. This oscillator speed transition delay consists of two existing clock pulses and eight new speed clock pulses. During this clock speed transition delay, the System Clock is halted causing the processor to be frozen in time. During this delay, the program counter and the CLKOUT stop.

The OSCF bit in the PCON register is used to control Dual Speed mode. See **Section 4.2.2.6** "**PCON Register**", Register 4-6.

## 14.3 Reset

The PIC16F627A/628A/648A differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) WDT Reset (normal operation)
- e) WDT wake-up (Sleep)
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset, Brown-out Reset, MCLR Reset, WDT Reset and MCLR Reset during Sleep. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations as indicated in Table 14-4. These bits are used in software to determine the nature of the Reset. See Table 14-7 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 14-6.

The  $\overline{\text{MCLR}}$  Reset path has a noise filter to detect and ignore small pulses. See Table 17-7 for pulse width specification.

#### 14.4.5 TIME OUT SEQUENCE

On power-up, the time out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then OST is activated. The total time out will vary based on oscillator configuration and <u>PWRTE</u> bit Status. For example, in RC mode with <u>PWRTE</u> bit set (PWRT disabled), there will be no time out at all. Figure 14-8, Figure 14-11 and Figure 14-12 depict time out sequences.

Since the time outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time outs will expire. Then bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (see Figure 14-11). This is useful for testing purposes or to synchronize more than one PIC16F627A/628A/ 648A device operating in parallel.

Table 14-6 shows the Reset conditions for some special registers, while Table 14-7 shows the Reset conditions for all the registers.

#### 14.4.6 POWER CONTROL (PCON) STATUS REGISTER

The PCON/Status register, PCON (address 8Eh), has two bits.

Bit 0 is  $\overline{\text{BOR}}$  (Brown-out Reset).  $\overline{\text{BOR}}$  is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if  $\overline{\text{BOR}} = 0$ indicating that a brown-out has occurred. The  $\overline{\text{BOR}}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by setting BOREN bit = 0 in the Configuration Word).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset if POR is '0', it will indicate that a Power-on Reset must have occurred (VDD may have gone too low).

Occillator Configuration	Power-u	ıp Timer	Brown-o	Wake-up from	
Oscillator Configuration	<b>PWRTE</b> = 0	<b>PWRTE</b> = 1	<b>PWRTE</b> = 0	<b>PWRTE</b> = 1	Sleep
XT, HS, LP	72 ms + 1024•Tosc	1024•Tosc	72 ms + 1024•Tosc	1024•Tosc	1024•Tosc
RC, EC	72 ms	—	72 ms	—	—
INTOSC	72 ms	—	72 ms	—	6 μs

#### TABLE 14-3: TIME OUT IN VARIOUS SITUATIONS

#### TABLE 14-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition
0	Х	1	1	Power-on Reset
0	Х	0	Х	Illegal, TO is set on POR
0	Х	Х	0	Illegal, PD is set on POR
1	0	Х	Х	Brown-out Reset
1	1	0	u	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during Sleep

**Legend:** u = unchanged, x = unknown

TABLE 14-5: SI	UMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET
----------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets <sup>(1)</sup>
03h, 83h, 103h, 183h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	_	_	-	_	OSCF	-	POR	BOR	1-0x	u-uq

x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Legend:

Shaded cells are not used by Brown-out Reset.

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

#### **INITIALIZATION CONDITION FOR SPECIAL REGISTERS TABLE 14-6:**

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	1-0x
MCLR Reset during normal operation	000h	000u uuuu	1-uu
MCLR Reset during Sleep	000h	0001 0uuu	1-uu
WDT Reset	000h	0000 uuuu	1-uu
WDT Wake-up	PC + 1	uuu0 0uuu	u-uu
Brown-out Reset	000h	000x xuuu	1-u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuu1 0uuu	u-uu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'. **Note 1:** When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

MOVWF	Move W to f						
Syntax:	[ <i>label</i> ] MOVWF f						
Operands:	$0 \leq f \leq 127$						
Operation:	$(W) \rightarrow (f)$						
Status Affected:	None						
Encoding:	00 0000 1fff fff						
Description:	Move data from W register to register 'f'.						
Words:	1						
Cycles:	1						
Example	MOVWF REG1						
	Before Instruction REG1 = $0xFF$ W = $0x4F$ After Instruction REG1 = $0x4F$ W = $0x4F$						

OPTION	Load Op	otion Re	gister				
Syntax:	[ label ]	OPTIO	N				
Operands:	None						
Operation:	$(W) \rightarrow OPTION$						
Status Affected:	None						
Encoding:	00	0000	0110	0010			
Description: Words:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it. Using only register instruction such as MOVWF.						
Cvcles:	1						
Example							
	To maintain upward compatibil- ity with future PIC <sup>®</sup> MCU products, do not use this instruction.						

NOP	No Operation					
Syntax:	[label] NOP					
Operands:	None					
Operation:	No operation					
Status Affected:	None					
Encoding:	00	0000	0xx0	0000		
Description:	No oper	ation.				
Words:	1					
Cycles:	1					
Example	NOP					

RETFIE	Return from Interrupt						
Syntax:	[label] RETFIE						
Operands:	None						
Operation:	$TOS \rightarrow PC, \\ 1 \rightarrow GIE$						
Status Affected:	None						
Encoding:	00	0000	0000	1001			
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two- cycle instruction.						
Words:	1						
Cycles:	2						
Example	RETFIE						
	After Interrupt PC = TOS GIE = 1						

## 16.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

# 16.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

# 16.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

## 16.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 16.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

# 17.0 ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings(†)

Ambient temperature under bias	40 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3 to +6.5V
Voltage on MCLR and RA4 with respect to Vss	0.3 to +14V
Voltage on all other pins with respect to Vss	0.3V to VDD + 0.3V
Total power dissipation <sup>(1)</sup>	800 mW
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, loк (Vo < 0 or Vo >Vɒɒ)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTB (Combined)	200 mA
Maximum current sourced by PORTA and PORTB (Combined)	200 mA
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + $\Sigma$ {(VDD $-\Sigma$	VOH) x IOH} + $\Sigma$ (VOI x IOL)

**† NOTICE**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Note:** Voltage spikes below Vss at the  $\overline{\text{MCLR}}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100  $\Omega$  should be used when applying a "low" level to the  $\overline{\text{MCLR}}$  pin rather than pulling this pin directly to Vss.

#### DC Characteristics: PIC16F627A/628A/648A (Industrial, Extended) 17.4 PIC16LF627A/628A/648A (Industrial)

DC CHAI	RACTERI	STICS	$\begin{array}{c} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial and} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \\ \mbox{Operating voltage VDD range as described in DC specification Table 17-2 and} \\ \mbox{Table 17-3} \end{array}$					
Param. No.	Sym	Characteristic/Device	Min	Тур†	Max	Unit	Conditions	
	VIL	Input Low Voltage						
D030		I/O ports with TTL buffer	Vss Vss		0.8 0.15 Vdd	v v	VDD = 4.5V to 5.5V otherwise	
D031 D032		with Schmitt Trigger input <sup>(4)</sup> MCLR, RA4/T0CKI,OSC1 (in RC mode)	Vss Vss	_	0.2 VDD 0.2 VDD	V V	(Note1)	
D033		OSC1 (in HS) OSC1 (in LP and XT)	Vss Vss	_	0.3 Vdd 0.6	V V		
	Vін	Input High Voltage	•					
D040		I/O ports with TTL buffer	2.0V .25 VDD + 0.8V	_	Vdd Vdd	V V	VDD = 4.5V to 5.5V otherwise	
D041 D042 D043		with Schmitt Trigger input <sup>(4)</sup> MCLR RA4/T0CKI OSC1 (XT and LP)	0.8 VDD 0.8 VDD 1.3		Vdd Vdd Vdd	V V V		
D043A D043B		OSC1 (in RC mode) OSC1 (in HS mode)	0.9 Vdd 0.7 Vdd	—	Vdd Vdd	V V	(Note1)	
D070	IPURB	PORTB weak pull-up current	50	200	400	μA	VDD = 5.0V, VPIN = VSS	
	lil	Input Leakage Current <sup>(2), (3)</sup>	1	1		1		
D060 D061 D063		I/O ports (Except PORTA) PORTA <sup>(4)</sup> RA4/T0 <u>CKI</u> OSC1, MCLR	 	 	±1.0 ±0.5 ±1.0 ±5.0	μΑ μΑ μΑ μΑ	$ \begin{array}{l} VSS \leq VPIN \leq VDD, \ \text{pin at high-impedance} \\ VSS \leq VPIN \leq VDD, \ \text{pin at high-impedance} \\ VSS \leq VPIN \leq VDD, \\ VSS \leq VPIN \leq VDD, \ XT, \ HS \ \text{and} \ LP \\ \end{array} $	
	Moi	Output Low Voltago					oscillator configuration	
D080	VOL	I/O ports <sup>(4)</sup>		_	0.6 0.6	V V	IOL = 8.5 mA, VDD = 4.5 V, -40° to +85°C IOL = 7.0 mA, VDD = 4.5 V, +85° to +125°C	
	Vон	Output High Voltage <sup>(3)</sup>		-				
D090		I/O ports (Except RA4 <sup>(4)</sup> )	Vdd - 0.7 Vdd - 0.7	_		V V	IOH = -3.0 mA, VDD = 4.5 V, -40° to +85°C IOH = -2.5 mA, VDD = 4.5 V, +85° to +125°C	
D150	VOD	Open-Drain High Voltage	_		8.5*	V	RA4 pin PIC16F627A/628A/648A, PIC16LF627A/628A/648A	
		Capacitive Loading Specs on C	Output Pins					
D100*	COSC2	OSC2 pin		-	15	pF	In XT, HS and LP modes when external clock used to drive OSC1.	
D101*	Cio	All I/O pins/OSC2 (in RC mode)		—	50	pF		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16F627A/628A/648A be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: Includes OSC1 and OSC2 when configured as I/O pins, CLKIN or CLKOUT.

# 17.5 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

т						
F	Frequency	Т	Time			
Lowercase subscripts (pp) and their meanings:						
рр						
ck	CLKOUT	OSC	OSC1			
io	I/O port	tO	ТОСКІ			
mc	MCLR					
Uppercase	letters and their meanings:					
S						
F	Fall	Р	Period			
Н	High	R	Rise			
I	Invalid (High-impedance)	V	Valid			
L	Low	Z	High-Impedance			

#### FIGURE 17-3: LOAD CONDITIONS







FIGURE 18-13: TYPICAL INTERNAL OSCILLATOR FREQUENCY vs. VDD TEMPERATURE = -40°C TO 85°C



# **19.0 PACKAGING INFORMATION**

# **19.1 Package Marking Information**

#### 18-Lead PDIP







#### 20-Lead SSOP



#### 28-Lead QFN



Example



#### Example



#### Example



#### Example



Legend	xXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]



# RECOMMENDED LAND PATTERN

	N	ILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A