



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f648a-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 PIC16F627A/628A/648A DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16F627A/628A/648A Product Identification System, at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 Flash Devices

Flash devices can be erased and re-programmed electrically. This allows the same device to be used for prototype development, pilot programs and production.

A further advantage of the electrically erasable Flash is that it can be erased and reprogrammed in-circuit, or by device programmers, such as Microchip's PICSTART[®] Plus or PRO MATE[®] II programmers.

2.2 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are standard Flash devices, but with all program locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.3 Serialized Quick-Turnaround-Production (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number.

3.1 Clocking Scheme/Instruction Cycle

The clock input (RA7/OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



FIGURE 4-3: DATA MEMORY MAP OF THE PIC16F648A

TMR0 PCL STATUS	01h					
PCL STATUS		OPTION	81h	TMR0	101h	OPTION
STATUS	02h	PCL	82h	PCL	102h	PCL
	03h	STATUS	83h	STATUS	103h	STATUS
FSR	04h	FSR	84h	FSR	104h	FSR
PORTA	05h	TRISA	85h		105h	
PORTB	06h	TRISB	86h	PORTB	106h	TRISB
	07h		87h		107h	
	08h		88h		108h	
	09h		89h		109h	
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON
PIR1	0Ch	PIE1	8Ch		10Ch	
	0Dh		8Dh		10Dh	
TMR1L	0Eh	PCON	8Eh		10Eh	
TMR1H	0Fh		8Fh		10Fh	
T1CON	10h		90h			
TMR2	11h		91h			
T2CON	12h	PR2	92h			
	13h		93h			
	14h		94h			
CCPR1L	15h		95h			
CCPR1H	16h		96h			
CCP1CON	17h		97h			
RCSTA	18h	TXSTA	98h			
TXREG	19h	SPBRG	99h			
RCREG	1Ah	EEDATA	9Ah			
	1Bh	EEADR	9Bh			
	1Ch	EECON1	9Ch			
	1Dh	EECON2 ⁽¹⁾	9Dh			
	1Eh		9Eh			
CMCON	1Fh	VRCON	9Fh		11Fh	
	20h		A0h		120h	
General		General		General		
Purpose		Purpose		Purpose Register		
		80 Bytes		80 Bytes		
80 Bytes						
	6Fh		EFh		16Fh	
40 D 1-	70h	accesses	F0h	accesses	170h	accesses
to Bytes		70h-7Fh		70h-7Fh		70h-7Fh
	7Fh		FFh		17Fh	
Bank 0		Bank 1		Bank 2		Bank 3

© 2009 Microchip Technology Inc.

4.2.2 SPECIAL FUNCTION REGISTERS

The SFRs are registers used by the CPU and Peripheral functions for controlling the desired operation of the device (Table 4-3). These registers are static RAM.

The special registers can be classified into two sets (core and peripheral). The SFRs associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page	
Bank 0												
00h	INDF	Addressi	ng this locatio	xxxx xxxx	30							
01h	TMR0	Timer0 N	lodule's Regi	XXXX XXXX	47							
02h	PCL	Program	Counter's (P	C) Least Sigi	nificant Byte					0000 0000	30	
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	24	
04h	FSR	Indirect D	Data Memory	Address Poir	nter					xxxx xxxx	30	
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	33	
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	38	
07h	—	Unimpler	nented							—	—	
08h	—	Unimpler	nented							—	—	
09h	—	Unimpler	nented							—	—	
0Ah	PCLATH	—	_	—	Write Buffer	for upper 5 b	bits of Progr	am Counter		0 0000	30	
0Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	26	
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	28	
0Dh	_	Unimpler	nented							—	—	
0Eh	TMR1L	Holding F	Register for th	ne Least Sign	nificant Byte o	of the 16-bit T	MR1 Regist	ter		xxxx xxxx	50	
0Fh	TMR1H	Holding F	Register for th	ne Most Signi	ificant Byte o	f the 16-bit T	MR1 Registe	er		XXXX XXXX	50	
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	50	
11h	TMR2	TMR2 M	odule's Regis	ter						0000 0000	54	
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	54	
13h	—	Unimpler	nented							—	—	
14h	—	Unimpler	nented							—	—	
15h	CCPR1L	Capture/	Compare/PW	'M Register (LSB)					xxxx xxxx	57	
16h	CCPR1H	Capture/	Compare/PW	M Register (MSB)			-		xxxx xxxx	57	
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	57	
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	74	
19h	TXREG	USART 1	Fransmit Data	Register						0000 0000	79	
1Ah	RCREG	USART F	Receive Data	Register						0000 0000	82	
1Bh	—	Unimpler	nented							-	—	
1Ch	—	Unimpler	nented							—	—	
1Dh	—	Unimpler	nented							-	—	
1Eh	-	Unimpler	nented							-	—	
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	63	

TABLE 4-3: SPECIAL REGISTERS SUMMARY BANK

Legend:- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplementedNote1:For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page	
Bank 1												
80h	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									30	
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	25	
82h	PCL	Program C	Counter's (PC)	Least Signi	ficant Byte					0000 0000	30	
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	24	
84h	FSR	Indirect Da	ata Memory Ac	dress Point	er					xxxx xxxx	30	
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	33	
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	38	
87h	_	Unimpleme	ented							—	—	
88h	_	Unimpleme	ented							—	—	
89h	—	Unimpleme	ented							—	—	
8Ah	PCLATH	_	—	_	Write Buffe	er for upper	5 bits of Pro	gram Counte	er	0 0000	30	
8Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	26	
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	0000 -000	27	
8Dh	_	Unimpleme	ented							—	—	
8Eh	PCON	—	—	—	_	OSCF	—	POR	BOR	1-0x	29	
8Fh	_	Unimpleme	ented							—	—	
90h	_	Unimpleme	ented							—	—	
91h	—	Unimpleme	ented							—	—	
92h	PR2	Timer2 Pe	riod Register							1111 1111	54	
93h	—	Unimpleme	ented							—	—	
94h	_	Unimpleme	ented							—	—	
95h	_	Unimpleme	ented							—	—	
96h	—	Unimpleme	ented							—	—	
97h	—	Unimpleme	ented	-						—	—	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	73	
99h	SPBRG	Baud Rate	Generator Re	egister						0000 0000	75	
9Ah	EEDATA	EEPROM	Data Register							xxxx xxxx	91	
9Bh	EEADR	EEPROM	Address Regis	ster						xxxx xxxx	92	
9Ch	EECON1	—	—	—	—	WRERR	WREN	WR	RD	x000	92	
9Dh	EECON2	EEPROM	Control Regist	ter 2 (not a p	physical reg	ister)					92	
9Eh	_	Unimpleme	ented	_		_	_			-	—	
9Fh	VRCON	VREN	VROE	VRR	—	VR3	VR2	VR1	VR0	000- 0000	69	

TABLE 4-4:	SPECIAL FUNCTION REGISTERS SUMMARY BANK1
------------	--

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1:

For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page	
Bank 2												
100h	INDF	Addressing	g this location	XXXX XXXX	30							
101h	TMR0	Timer0 Mo	dule's Registe	er						XXXX XXXX	47	
102h	PCL	Program C	Counter's (PC)	Least Sign	ificant Byte					0000 0000	30	
103h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	24	
104h	FSR	Indirect Da	ata Memory A	ddress Poin	ter	•		•	•	xxxx xxxx	30	
105h	_	Unimplem	ented							_	—	
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	38	
107h	—	Unimplem	ented							—	—	
108h	—	Unimplem	ented							—		
109h	—	Unimplem	ented							—		
10Ah	PCLATH	_	—	—	Write	Buffer for u	pper 5 bits o	f Program C	ounter	0 0000	30	
10Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	26	
10Ch	—	Unimplem	ented							—		
10Dh	—	Unimplem	ented							—		
10Eh	—	Unimplem	ented							—		
10Fh	—	Unimplem	ented							—		
110h	—	Unimplem	ented							—		
111h	—	Unimplem	ented							—		
112h	—	Unimplem	ented							—		
113h	—	Unimplem	ented							—		
114h	—	Unimplem	ented							—		
115h	_	Unimplem	ented							_		
116h	_	Unimplem	ented							_		
117h	_	Unimplem	ented							_		
118h	_	Unimplem	ented							_		
119h	—	Unimplem	ented							—	—	
11Ah	_	Unimplem	ented							_		
11Bh	—	Unimplem	ented							—	—	
11Ch	—	Unimplem	ented							—	—	
11Dh	—	Unimplem	ented							—	—	
11Eh	—	Unimplem	ented							—	—	
11Fh	—	Unimplem	ented							—	—	

TABLE 4-5: SPECIAL FUNCTION REGISTERS SUMMARY BANK2

Legend:- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented.Note1:For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

4.2.2.3 INTCON Register

bit 7

bit 6

bit 5

bit 2

The INTCON register is a readable and writable register, which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 "PIE1 Register" and Section 4.2.2.5 "PIR1 Register" for a description of the comparator enable and flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 4-3: INTCON – INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh, 8Bh, 10Bh, 18Bh)

						, •=, ••-	,
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF
bit 7							bit 0
GIE: Glob 1 = Enable 0 = Disabl PEIE: Per 1 = Enable 0 = Disabl TOIE: TMF 1 = Enable 0 = Disabl	al Interrupt E es all un-mas es all interru ipheral Interr es all un-mas es all periphe R0 Overflow I es the TMR0 es the TMR0	nable bit sked interrup pts upt Enable sked peripho eral interrup nterrupt En interrupt	pts bit eral interrup ots able bit	ts			

bit 4	INTE: RB0/INT External Interrupt Enable bit
	1 = Enables the RB0/INT external interrupt
	0 = Disables the RB0/INT external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit

- 1 = Enables the RB port change interrupt
 - 0 = Disables the RB port change interrupt
 - **T0IF**: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software)
 - 0 = TMR0 register did not overflow
- bit 1 INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur bit 0 RBIF: RB Port Change Interrupt Flag bit
 - 1 = When at least one of the RB<7:4> pins changes state (must be cleared in software)
 - 0 = None of the RB<7:4> pins have changed state

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown





5.3 I/O Programming Considerations

5.3.1 BIDIRECTIONAL I/O PORTS

Any instruction that writes operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit 5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit 5 and PORTB is written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (e.g., bit 0) and is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Reading a port register reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-2 shows the effect of two sequential read-modify-write instructions (ex., ${\tt BCF}, {\tt BSF},$ etc.) on an I/O port

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-OR", "wired-AND"). The resulting high output currents may damage the chip.

EXAMPLE 5-2: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial PORT settings:PORTB<7:4> Inputs										
; PORTB<3:0> Outputs										
;PORTB<7:6> have external pull-up and are										
;not connected to other circuitry										
;										
; PORT latchPORT Pins										
BCF STATUS, RPO ;										
BCF PORTB, 7 ;01pp pppp 11pp pppp										
BSF STATUS, RPO ;										
BCF TRISB, 7 ;10pp pppp 11pp pppp										
BCF TRISB, 6 ;10pp pppp 10pp pppp										
;										
Note that the user may have expected the										
;pin values to be 00pp pppp. The 2nd BCF										
caused RB7 to be latched as the pin value										
;(High).										

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-16). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.



2: Data setup time = (0.25 TCY - TPD) where TCY = instruction cycle and TPD = propagation delay of Q1 cycle to output valid. Therefore, at higher clock frequencies, a write followed by a read may be problematic.

FIGURE 5-16: SUCCESSIVE I/O OPERATION

REGISTER 8-1:	T2CON	N – TIMER2	CONTRO	REGISTE	R (ADDRESS	S: 12h)						
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0				
	bit 7							bit 0				
bit 7	Unimplem	ented: Read	as '0'									
bit 6-3	TOUTPS<3:0>: Timer2 Output Postscale Select bits											
	0000 = 1:1 Postscale Value											
	0001 = 1:2	Postscale V	alue									
	•											
	•											
	1111 = 1 :1	6 Postscale										
bit 2	TMR2ON:	Timer2 On bi	t									
	1 = Timer2 0 = Timer2	is on is off										
bit 1-0	T2CKPS<1	I:0>: Timer2	Clock Presc	ale Select bit	S							
	00 = 1:1 Pr 01 = 1:4 Pr 1x = 1:16 F	rescaler Valu rescaler Valu Prescaler Val	e e ue									
	Legend:											
	R = Reada	ble bit	W = W	/ritable bit	U = Unimpl	emented bit	. read as '0'					

TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

-n = Value at POR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	1	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	1	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
11h	TMR2	Timer2 Module's Register					0000 0000	0000 0000			
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

9.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RB3/CCP1. An event is defined as:

- · Every falling edge
- Every rising edge
- · Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits CCP1M<3:0> (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

9.1.1 CCP PIN CONFIGURATION

In Capture mode, the RB3/CCP1 pin should be configured as an input by setting the TRISB<3> bit.

Note:	If the RB3/CCP1 is configured as an					
	output, a write to the port can cause a					
	capture condition.					

FIGURE 9-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



9.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

9.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in Operating mode.

9.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M<3:0>. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 9-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		; the new prescaler
		; mode value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value

9.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is:

- Driven high
- Driven low
- · Remains unchanged

The action on the pin is based on the value of control bits CCP1M<3:0> (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 9-2: C

COMPARE MODE OPERATION BLOCK DIAGRAM





EXAMPLE 11-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	;4 Inputs Muxed
MOVWF	CMCON	;to 2 comps.
BSF	STATUS, RPO	;go to Bank 1
MOVLW	0x07	;RA3-RA0 are
MOVWF	TRISA	;outputs
MOVLW	0xA6	;enable VREF
MOVWF	VRCON	;low range set VR<3:0>=6
BCF	STATUS, RPO	;go to Bank 0
CALL	DELAY10	;10µs delay

11.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 11-1) keep VREF from approaching VSS or VDD. The Voltage Reference module is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the Voltage Reference module can be found in Table 17-3.

11.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time out, the contents of the VRCON register are not affected. To minimize current consumption in Sleep mode, the Voltage Reference module should be disabled.

11.4 Effects of a Reset

A device Reset disables the Voltage Reference module by clearing bit VREN (VRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

11.5 Connection Considerations

The Voltage Reference module operates independently of the Comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the Voltage Reference module output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference module output for external connections to VREF. Figure 11-2 shows an example buffering technique.

12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as a Serial Communications Interface (SCI). The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs, etc. The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

Bit SPEN (RCSTA<7>) and bits TRISB<2:1> have to be set in order to configure pins RB2/TX/CK and RB1/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

Register 12-1 shows the Transmit Status and Control Register (TXSTA) and Register 12-2 shows the Receive Status and Control Register (RCSTA).

REGISTER 12-1: TXSTA – TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS: 98h)

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D
	bit 7							bit 0
bit 7	CSRC: Clo	ock Source S	elect bit					
	Asynchron	ous mode						
	<u>Synchrono</u> 1 = Mas 0 = Slav	u <u>s mode</u> ter mode (C ve mode (Clo	lock genera ock from ext	ted internally ernal source	/ from BRG))			
bit 6	TX9 : 9-bit ⁻	Transmit En	able bit					
	1 = Selects 0 = Selects	s 9-bit transr s 8-bit transr	nission nission					
bit 5	TXEN: Tra	nsmit Enable	e bit ⁽¹⁾					
	1 = Transm 0 = Transm	nit enabled nit disabled						
bit 4	SYNC: US	ART Mode S	Select bit					
	1 = Synchr 0 = Asynch	ronous mode nronous mod	e le					
bit 3	Unimplem	ented: Read	d as '0'					
bit 2	BRGH: Hig	h Baud Rat	e Select bit					
	Asynchron 1 = High	ous mode speed						
	<u>Synchrono</u> Unused	us mode in this mode						
bit 1	TRMT: Tra	nsmit Shift F	Register Stat	us bit				
	1 = TSR er 0 = TSR fu	mpty III						
bit 0	TX9D : 9th	bit of transm	nit data. Can	be parity bi	t.			
	Note 1:	SREN/CRE	EN overrides	STXEN in S	YNC mode.			
	Logondy							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

12.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 12-4. The data is received on the RB1/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

When Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG, will load bits RX9D and FERR with new values, therefore it is essential for the user to read the RCSTA register before reading RCREG register in order not to lose the old FERR and RX9D information.





13.7 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 13-4.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

EXAMPLE 13-4: DATA EEPROM REFRESH ROUTINE

	BANKSEL	0X80	;select Bank1
	CLRF	EEADR	;start at address 0
	BCF	INTCON, GIE	disable interrupts
	BTFSC	INTCON, GIE	see AN576
	GOTO	\$ - 2	
	BSF	EECON1, WREN	;enable EE writes
Loc	q		
	BSF	EECON1, RD	;retrieve data into EEDATA
	MOVLW	0x55	;first step of
	MOVWF	EECON2	; required sequence
	MOVLW	0xAA	;second step of
	MOVWF	EECON2	; required sequence
	BSF	EECON1, WR	;start write sequence
	BTFSC	EECON1, WR	;wait for write complete
	domo	A 1	
	G0.1.0	Ş - 1	
	GOTO	\$ - I	
#IF	GOTO DEF16F64	\$ - I 8A	;256 bytes in 16F648A
#IF	GOTO DEF16F64 INCFSZ	Ş - I 8A EEADR. f	;256 bytes in 16F648A :test for end of memory
#IF	DEF16F64 INCFSZ	Ş - I 8A EEADR, f	;256 bytes in 16F648A ;test for end of memory :128 bytes in 16F627A/628A
#IF #EI	DEF16F64 INCFSZ INCF	Ş - 1 8A EEADR, f EEADR, f	;256 bytes in 16F648A ;test for end of memory ;128 bytes in 16F627A/628A :next address
#IF #EI	GOIO DEF16F64 INCFSZ SE INCF BTFSS	<pre>\$ - 1 8A EEADR, f EEADR, f EEADR, 7</pre>	;256 bytes in 16F648A ;test for end of memory ;128 bytes in 16F627A/628A ;next address :test for end of memory
#IF #EI #EN	GOIO DEF16F64 INCFSZ SE INCF BTFSS DIF	Ş - 1 8A EEADR, f EEADR, f EEADR, 7	;256 bytes in 16F648A ;test for end of memory ;128 bytes in 16F627A/628A ;next address ;test for end of memory :end of conditional assembly
#IF #EI #EN	DEF16F64 INCFSZ SE INCF BTFSS DIF	Ş - 1 8A EEADR, f EEADR, f EEADR, 7	;256 bytes in 16F648A ;test for end of memory ;128 bytes in 16F627A/628A ;next address ;test for end of memory ;end of conditional assembly
#IF #EI #EN	GOIO DEF16F64 INCFSZ SE INCF BTFSS DIF GOTO	<pre>\$ - 1 8A EEADR, f EEADR, f EEADR, 7 Loop</pre>	;256 bytes in 16F648A ;test for end of memory ;128 bytes in 16F627A/628A ;next address ;test for end of memory ;end of conditional assembly ;repeat for all locations
#IF #EI #EN	GOTO DEF16F64 INCFSZ SE INCF BTFSS DIF GOTO	<pre>\$ - 1 8A EEADR, f EEADR, f EEADR, 7 Loop</pre>	;256 bytes in 16F648A ;test for end of memory ;128 bytes in 16F627A/628A ;next address ;test for end of memory ;end of conditional assembly ;repeat for all locations
#IF #EI #EN	GOTO DEF16F64 INCFSZ SE INCF BTFSS DIF GOTO BCF	<pre>\$ - 1 8A EEADR, f EEADR, f EEADR, 7 Loop EECON1, WREN</pre>	;256 bytes in 16F648A ;test for end of memory ;128 bytes in 16F627A/628A ;next address ;test for end of memory ;end of conditional assembly ;repeat for all locations ;disable EE writes
#IF #EI #EN	GOTO DEF16F64 INCFSZ SE INCF BTFSS DIF GOTO BCF BSF	<pre>\$ - 1 8A EEADR, f EEADR, f EEADR, 7 Loop EECON1, WREN INTCON. GIE</pre>	<pre>;256 bytes in 16F648A ;test for end of memory ;128 bytes in 16F627A/628A ;next address ;test for end of memory ;end of conditional assembly ;repeat for all locations ;disable EE writes :enable interrupts (optional)</pre>

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES

The PIC16F627A/628A/648A can be operated in eight different oscillator options. The user can program three configuration bits (FOSC2 through FOSC0) to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC External Resistor/Capacitor (2 modes)
- INTOSC Internal Precision Oscillator (2 modes)
- EC External Clock In

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 14-1). The PIC16F627A/628A/648A oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 14-4).

FIGURE 14-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



TABLE 14-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Mode	Freq	OSC1(C1)	OSC2(C2)
XT	455 kHz	22-100 pF	22-100 pF
	2.0 MHz	15-68 pF	15-68 pF
	4.0 MHz	15-68 pF	15-68 pF
HS	8.0 MHz	10-68 pF	10-68 pF
	16.0 MHz	10-22 pF	10-22 pF

Note: Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1(C1)	OSC2(C2)
LP	32 kHz	15-30 pF	15-30 pF
	200 kHz	0-15 pF	0-15 pF
XT	100 kHz	68-150 pF	150-200 pF
	2 MHz	15-30 pF	15-30 pF
	4 MHz	15-30 pF	15-30 pF
HS	8 MHz	15-30 pF	15-30 pF
	10 MHz	15-30 pF	15-30 pF
	20 MHz	15-30 pF	15-30 pF

Note: Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. A series resistor (RS) may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

INCF	Increment f	INCFSZ	Increment f, Skip if 0
Syntax:	[<i>label</i>] INCF f,d	Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)	Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	Z	Status Affected:	None
Encoding:	00 1010 dfff ffff	Encoding:	00 1111 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
Words:	1		If the result is '0', the next
Cycles:	1		fetched is discarded. A NOP is
Example	INCF REG1, 1		executed instead making it a
	Before Instruction		two-cycle instruction.
	REG1 = 0xFF	Words:	1
	Z = 0	Cycles:	1(2)
	$\frac{\text{REG1} = 0\text{x00}}{\text{Z} = 1}$	<u>Example</u>	HERE INCFSZ REG1, 1 GOTO LOOP CONTINUE •
			•
			Before Instruction

PC = address HERE After Instruction REG1 = REG1 + 1 if CNT = 0, PC = address CONTINUE if REG1≠ 0, PC = address HERE +1

RETLW	Return with Literal in W	RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RLF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operation:	See description below
Status Affected:	None	Status Affected:	С
Encoding:	11 01xx kkkk kkkk	Encoding:	00 1101 dfff ffff
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1		
Cycles:	2	\M/ordo:	1
Example	CALL TABLE;W contains table	words.	1
	;offset value • ;W now has table value	Cycles.	
TABLE	• • ADDWF PC;W = offset RETLW k1;Begin table RETLW k2; • • • • • • • • • • • • •	<u>example</u>	Before Instruction REG1=1110 0110 C = 0 After Instruction REG1=1110 0110 W = 1100 1100 C = 1
RETURN Syntax:	Return from Subroutine		

Syntax:	[label] RETURN					
Operands:	None					
Operation:	$\text{TOS} \rightarrow$	PC				
Status Affected:	None					
Encoding:	00	0000	0000	1000		
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.					
Words:	1					
Cycles:	2					
Example	RETURN					
	After Inf P(terrupt C = TOS	8			













