

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Obsolete
Number of LABs/CLBs	384
Number of Logic Elements/Cells	-
Total RAM Bits	442368
Number of I/O	200
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	456-BBGA
Supplier Device Package	456-FBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc2v250-4fgg456c">https://www.e-xfl.com/product-detail/xilinx/xc2v250-4fgg456c</a>

Figure 12 provides examples illustrating the use of the SSTL2\_I\_DCI, SSTL2\_II\_DCI, SSTL3\_I\_DCI, and SSTL3\_II\_DCI I/O standards. For a complete list, see the [Virtex-II Platform FPGA User Guide](#).

	SSTL2_I	SSTL2_II	SSTL3_I	SSTL3_II
Conventional				
DCI Transmit Conventional Receive				
Conventional Transmit DCI Receive				
DCI Transmit DCI Receive				
Bidirectional	N/A		N/A	
Reference Resistor	VRN = VRP = R = Z <sub>0</sub>	VRN = VRP = R = Z <sub>0</sub>	VRN = VRP = R = Z <sub>0</sub>	VRN = VRP = R = Z <sub>0</sub>
Recommended Z <sub>0</sub> <sup>(2)</sup>	50 Ω	50 Ω	50 Ω	50 Ω

Notes:


1. The SSTL-compatible 25Ω series resistor is accounted for in the DCI buffer, and it is not DCI controlled.
2. Z<sub>0</sub> is the recommended PCB trace impedance.

DS031\_65b\_112502

Figure 12: SSTL DCI Usage Examples


## Shift Registers

Each function generator can also be configured as a 16-bit shift register. The write operation is synchronous with a clock input (CLK) and an optional clock enable, as shown in **Figure 21**. A dynamic read access is performed through the 4-bit address bus, A[3:0]. The configurable 16-bit shift register cannot be set or reset. The read is asynchronous, however the storage element or flip-flop is available to implement a synchronous read. The storage element should always be used with a constant address. For example, when building an 8-bit shift register and configuring the addresses to point to the 7th bit, the 8th bit can be the flip-flop. The overall system performance is improved by using the superior clock-to-out of the flip-flops.




**Figure 21: Shift Register Configurations**

An additional dedicated connection between shift registers allows connecting the last bit of one shift register to the first bit of the next, without using the ordinary LUT output. (See **Figure 22**.) Longer shift registers can be built with dynamic access to any bit in the chain. The shift register chaining and the MUXF5, MUXF6, and MUXF7 multiplexers allow up to a 128-bit shift register with addressable access to be implemented in one CLB.



**Figure 22: Cascadable Shift Register**

Each SelectRAM memory and multiplier block is tied to four switch matrices, as shown in [Figure 35](#).



*Figure 35: SelectRAM and Multiplier Blocks*


### Association With Block SelectRAM Memory

The interconnect is designed to allow SelectRAM memory and multiplier blocks to be used at the same time, but some interconnect is shared between the SelectRAM and the multiplier. Thus, SelectRAM memory can be used only up to 18 bits wide when the multiplier is used, because the multiplier shares inputs with the upper data bits of the SelectRAM memory.

This sharing of the interconnect is optimized for an 18-bit-wide block SelectRAM resource feeding the multiplier. The use of SelectRAM memory and the multiplier with an accumulator in LUTs allows for implementation of a digital signal processor (DSP) multiplier-accumulator (MAC) function, which is commonly used in finite and infinite impulse response (FIR and IIR) digital filters.

### Configuration

The multiplier block is an 18-bit by 18-bit signed multiplier (2's complement). Both A and B are 18-bit-wide inputs, and the output is 36 bits. [Figure 36](#) shows a multiplier block.



*Figure 36: Multiplier Block*

### Locations / Organization

Multiplier organization is identical to the 18 Kbit SelectRAM organization, because each multiplier is associated with an 18 Kbit SelectRAM resource.

In addition to the built-in multiplier blocks, the CLB elements have dedicated logic to implement efficient multipliers in logic. (Refer to [Configurable Logic Blocks \(CLBs\)](#)).

*Table 20: Multiplier Floor Plan*

Device	Columns	Multipliers	
		Per Column	Total
XC2V40	2	2	4
XC2V80	2	4	8
XC2V250	4	6	24
XC2V500	4	8	32
XC2V1000	4	10	40
XC2V1500	4	12	48
XC2V2000	4	14	56
XC2V3000	6	16	96
XC2V4000	6	20	120
XC2V6000	6	24	144
XC2V8000	6	28	168

## Configuration

Virtex-II devices are configured by loading application specific configuration data into the internal configuration memory. Configuration is carried out using a subset of the device pins, some of which are dedicated, while others can be re-used as general purpose inputs and outputs once configuration is complete.

Depending on the system design, several configuration modes are supported, selectable via mode pins. The mode pins M2, M1 and M0 are dedicated pins. The M2, M1, and M0 mode pins should be set at a constant DC voltage level, either through pull-up or pull-down resistors, or tied directly to ground or V<sub>CCAUX</sub>. The mode pins should not be toggled during and after configuration.

An additional pin, HSWAP\_EN is used in conjunction with the mode pins to select whether user I/O pins have pull-ups during configuration. By default, HSWAP\_EN is tied High (internal pull-up) which shuts off the pull-ups on the user I/O pins during configuration. When HSWAP\_EN is tied Low, user I/Os have pull-ups during configuration. Other dedicated pins are CCLK (the configuration clock pin), DONE, PROG\_B, and the Boundary-Scan pins: TDI, TDO, TMS, and TCK. Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or an input accepting an externally generated clock. The configuration pins and Boundary-Scan pins are independent of the V<sub>CCO</sub>. The auxiliary power supply (V<sub>CCAUX</sub>) of 3.3V is used for these pins. All configuration pins are LVTTL 12 mA. (See [Virtex-II DC Characteristics](#) in Module 3.)

A persist option is available which can be used to force the configuration pins to retain their configuration function even after device configuration is complete. If the persist option is not selected then the configuration pins with the exception of CCLK, PROG\_B, and DONE can be used as user I/O in normal operation. The persist option does not apply to the Boundary-Scan related pins. The persist feature is valuable in applications which employ partial reconfiguration or reconfiguration on the fly.

## Configuration Modes

Virtex-II supports the following five configuration modes:

- [Slave-Serial Mode](#)
- [Master-Serial Mode](#)
- [Slave SelectMAP Mode](#)
- [Master SelectMAP Mode](#)
- [Boundary-Scan \(JTAG, IEEE 1532\) Mode](#)

A detailed description of configuration modes is provided in the *Virtex-II User Guide*.

### Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other serial source of configuration data. The CCLK pin on the FPGA is an input in this mode. The serial bitstream must be setup at the

DIN input pin a short time before each rising edge of the externally generated CCLK.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed internally to the DOUT pin. The data on the DOUT pin changes on the falling edge of CCLK.

Slave-serial mode is selected by applying <111> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave serial the default mode if the pins are left unconnected.

### Master-Serial Mode

In master-serial mode, the CCLK pin is an output pin. It is the Virtex-II FPGA device that drives the configuration clock on the CCLK pin to a Xilinx Serial PROM which in turn feeds bit-serial data to the DIN input. The FPGA accepts this data on each rising CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the falling CCLK edge.

The interface is identical to slave serial except that an internal oscillator is used to generate the configuration clock (CCLK). A wide range of frequencies can be selected for CCLK which always starts at a slow default frequency. Configuration bits then switch CCLK to a higher frequency for the remainder of the configuration.

### Slave SelectMAP Mode

The SelectMAP mode is the fastest configuration option. Byte-wide data is written into the Virtex-II FPGA device with a BUSY flag controlling the flow of data. An external data source provides a byte stream, CCLK, an active Low Chip Select (CS\_B) signal and a Write signal (RDWR\_B). If BUSY is asserted (High) by the FPGA, the data must be held until BUSY goes Low. Data can also be read using the SelectMAP mode. If RDWR\_B is asserted, configuration data is read out of the FPGA as part of a readback operation.

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback using the persist option.

Multiple Virtex-II FPGAs can be configured using the SelectMAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data, RDWR\_B, and BUSY pins of all the devices in parallel. The individual devices are loaded separately by deasserting the CS\_B pin of each device in turn and writing the appropriate data.

### Master SelectMAP Mode

This mode is a master version of the SelectMAP mode. The device is configured byte-wide on a CCLK supplied by the

## Virtex-II Electrical Characteristics

Virtex-II™ devices are provided in -6, -5, and -4 speed grades, with -6 having the highest performance.

Virtex-II DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -4 speed grade industrial device are the same as for a -4 speed grade

commercial device). However, only selected speed grades and/or devices might be available in the industrial range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. Contact Xilinx for design considerations requiring more detailed information.

All specifications are subject to change without notice.

## Virtex-II DC Characteristics

**Table 1: Absolute Maximum Ratings**

Symbol	Description <sup>(1)</sup>		Units	
$V_{CCINT}$	Internal supply voltage relative to GND	-0.5 to 1.65	V	
$V_{CCAUX}$	Auxiliary supply voltage relative to GND	-0.5 to 4.0	V	
$V_{CCO}$	Output drivers supply voltage relative to GND	-0.5 to 4.0	V	
$V_{BATT}$	Key memory battery backup supply	-0.5 to 4.0	V	
$V_{REF}$	Input reference voltage	-0.5 to $V_{CCO} + 0.5$	V	
$V_{IN}^{(3)}$	Input voltage relative to GND (user and dedicated I/Os)	-0.5 to $V_{CCO} + 0.5$	V	
$V_{TS}$	Voltage applied to 3-state output (user and dedicated I/Os)	-0.5 to 4.0	V	
$T_{STG}$	Storage temperature (ambient)	-65 to +150	°C	
$T_{SOL}$	Maximum soldering temperature <sup>(2)</sup>	All regular FF/BF flip-chip and FG/BG/CS wire-bond packages	+220	°C
		Pb-free FGG456, FGG676, BGG575, and BGG728 wire-bond packages	+250	°C
		Pb-free FGG256 and CSG144 wire-bond packages	+260	°C
$T_J$	Maximum junction temperature <sup>(2)</sup>	+125	°C	

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- For soldering guidelines and thermal considerations, see the [Device Packaging and Thermal Characteristics Guide](#) information on the Xilinx website.
- Inputs configured as PCI are fully PCI compliant. This statement takes precedence over any specification that would imply that the device is not PCI compliant.

Table 14: IOB Input Switching Characteristics (Continued)

Description	Symbol	Device	Speed Grade			Units
			-6	-5	-4	
<b>Propagation Delays</b>						
Pad to output IQ via transparent latch, no delay	$T_{IOPLI}$	All	0.83	0.91	1.05	ns, Max
Pad to output IQ via transparent latch, with delay	$T_{IOPLID}$	XC2V40	3.23	3.55	4.09	ns, Max
		XC2V80	3.23	3.55	4.09	ns, Max
		XC2V250	3.23	3.55	4.09	ns, Max
		XC2V500	3.23	3.55	4.09	ns, Max
		XC2V1000	3.23	3.55	4.09	ns, Max
		XC2V1500	3.23	3.55	4.09	ns, Max
		XC2V2000	3.23	3.55	4.09	ns, Max
		XC2V3000	3.32	3.65	4.20	ns, Max
		XC2V4000	3.32	3.65	4.20	ns, Max
		XC2V6000	3.60	3.95	4.55	ns, Max
		XC2V8000		3.95	4.55	ns, Max
Clock CLK to output IQ	$T_{IOCKIQ}$	All		0.67	0.77	ns, Max
<b>Setup and Hold Times With Respect to Clock at IOB Input Register</b>						
Pad, no delay	$T_{IOPICK}/T_{IOICKP}$	All	0.84/-0.36	0.92/-0.39	1.06/-0.45	ns, Min
Pad, with delay	$T_{IOPICKD}/T_{IOICKPD}$	XC2V40	3.24/-2.04	3.57/-2.24	4.10/-2.58	ns, Min
		XC2V80	3.24/-2.04	3.57/-2.24	4.10/-2.58	ns, Min
		XC2V250	3.24/-2.04	3.57/-2.24	4.10/-2.58	ns, Min
		XC2V500	3.24/-2.04	3.57/-2.24	4.10/-2.58	ns, Min
		XC2V1000	3.24/-2.04	3.57/-2.24	4.10/-2.58	ns, Min
		XC2V1500	3.24/-2.04	3.57/-2.24	4.10/-2.58	ns, Min
		XC2V2000	3.24/-2.04	3.57/-2.24	4.10/-2.58	ns, Min
		XC2V3000	3.33/-2.10	3.67/-2.31	4.22/-2.66	ns, Min
		XC2V4000	3.33/-2.10	3.67/-2.31	4.22/-2.66	ns, Min
		XC2V6000	3.61/-2.29	3.97/-2.52	4.56/-2.90	ns, Min
		XC2V8000		3.97/-2.52	4.56/-2.90	ns, Min
ICE input	$T_{IOICECK}/T_{IOCKICE}$	All		0.21/ 0.04	0.24/ 0.04	ns, Min
SR input (IFF, synchronous)	$T_{IOSRCKI}$	All	0.27	0.30	0.34	ns, Min
<b>Set/Reset Delays</b>						
SR input to IQ (asynchronous)	$T_{IOSRIQ}$	All	1.11	1.22	1.40	ns, Max
GSR to output IQ	$T_{GSRQ}$	All	5.44	5.98	6.88	ns, Max

**Notes:**

1. Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 18.

## IOB Input Switching Characteristics Standard Adjustments

Table 15 gives all standard-specific data input delay adjustments.

Table 15: IOB Input Switching Characteristics Standard Adjustments

Description	IOSTANDARD Attribute	Timing Parameter	Speed Grade			Units
			-6	-5	-4	
LVTTL (Low-Voltage Transistor-Transistor Logic)	LVTTL	$T_{ILVTTL}$	0.00	0.00	0.00	ns
LVCMOS (Low-Voltage CMOS), 3.3V	LVCMOS33	$T_{ILVCMOS33}$	0.00	0.00	0.00	ns
LVCMOS, 2.5V	LVCMOS25	$T_{ILVCMOS25}$	0.11	0.11	0.12	ns
LVCMOS, 1.8V	LVCMOS18	$T_{ILVCMOS18}$	0.42	0.43	0.49	ns
LVCMOS, 1.5V	LVCMOS15	$T_{ILVCMOS15}$	0.98	1.00	1.15	ns
LVDS (Low-Voltage Differential Signaling), 2.5V	LVDS_25	$T_{ILVDS\_25}$	0.60	0.60	0.69	ns
LVDS, 3.3V	LVDS_33	$T_{ILVDS\_33}$	0.60	0.60	0.69	ns
LVDSEXT (Extended Mode), 2.5V	LVDSEXT_25	$T_{ILVDSEXT\_25}$	0.68	0.69	0.79	ns
LVDSEXT, 3.3V	LVDSEXT_33	$T_{ILVDSEXT\_33}$	0.56	0.56	0.65	ns
ULVDS (Ultra LVDS), 2.5V	ULVDS_25	$T_{ILVDS\_25}$	0.48	0.49	0.56	ns
BLVDS (Bus LVDS), 2.5V	BLVDS_25	$T_{IBLVDS\_25}$	0.68	0.69	0.79	ns
LDT (HyperTransport), 2.5V	LDT_25	$T_{ILD\_25}$	0.48	0.49	0.56	ns
LVPECL (Low-Voltage Positive Electron-Coupled Logic), 3.3V	LVPECL_33	$T_{ILVPECL\_33}$	0.60	0.60	0.69	ns
PCI (Peripheral Component Interface), 33 MHz, 3.3V	PCI33_3	$T_{IPCI33\_3}$	0.00	0.00	0.00	ns
PCI, 66 MHz, 3.3V	PCI66_3	$T_{IPCI66\_3}$	0.00	0.00	0.00	ns
PCI-X, 133 MHz, 3.3V	PCIX	$T_{IPCIX}$	0.00	0.00	0.00	ns
GTL (Gunning Transceiver Logic)	GTL	$T_{IGTL}$	0.42	0.42	0.48	ns
GTL Plus	GTLP	$T_{IGTLP}$	0.42	0.42	0.48	ns
HSTL (High-Speed Transceiver Logic), Class I	HSTL_I	$T_{IHSTL\_I}$	0.42	0.42	0.48	ns
HSTL, Class II	HSTL_II	$T_{IHSTL\_II}$	0.42	0.42	0.48	ns
HSTL, Class III	HSTL_III	$T_{IHSTL\_III}$	0.42	0.42	0.48	ns
HSTL, Class IV	HSTL_IV	$T_{IHSTL\_IV}$	0.42	0.42	0.48	ns
HSTL, Class I, 1.8V	HSTL_I_18	$T_{IHSTL\_I\_18}$	0.42	0.42	0.48	ns
HSTL, Class II, 1.8V	HSTL_II_18	$T_{IHSTL\_II\_18}$	0.42	0.42	0.48	ns
HSTL, Class III, 1.8V	HSTL_III_18	$T_{IHSTL\_III\_18}$	0.42	0.42	0.48	ns
HSTL, Class IV, 1.8V	HSTL_IV_18	$T_{IHSTL\_IV\_18}$	0.42	0.42	0.48	ns
SSTL (Stub Series Terminated Logic), Class I, 1.8V	SSTL18_I	$T_{ISSTL18\_I}$	0.42	0.42	0.48	ns
SSTL, Class II, 1.8V	SSTL18_II	$T_{ISSTL18\_II}$	0.42	0.42	0.48	ns
SSTL, Class I, 2.5V	SSTL2_I	$T_{ISSTL2\_I}$	0.42	0.42	0.48	ns
SSTL, Class II, 2.5V	SSTL2_II	$T_{ISSTL2\_II}$	0.42	0.42	0.48	ns
SSTL, Class I, 3.3V	SSTL3_I	$T_{ISSTL3\_I}$	0.35	0.35	0.40	ns
SSTL, Class II, 3.3V	SSTL3_II	$T_{ISSTL3\_II}$	0.35	0.35	0.40	ns
AGP-2X/AGP (Accelerated Graphics Port)	AGP	$T_{IAGP}$	0.35	0.35	0.40	ns
LVDCI (Low-Voltage Digitally Controlled Impedance), 3.3V	LVDCI_33	$T_{ILVDCI\_33}$	0.00	0.00	0.00	ns
LVDCI, 2.5V	LVDCI_25	$T_{ILVDCI\_25}$	0.11	0.11	0.12	ns
LVDCI, 1.8V	LVDCI_18	$T_{ILVDCI\_18}$	0.42	0.43	0.49	ns
LVDCI, 1.5V	LVDCI_15	$T_{ILVDCI\_15}$	0.98	1.00	1.14	ns

## IOB Output Switching Characteristics Standard Adjustments

Table 17 gives all standard-specific adjustments for output delays terminating at pads, based on standard capacitive load,  $C_{REF}$ . Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

Table 17: IOB Output Switching Characteristics Standard Adjustments

Description	IOSTANDARD Attribute	Timing Parameter	Speed Grade			Units
			-6	-5	-4	
LVTTL (Low-Voltage Transistor-Transistor Logic), Slow, 2 mA	LVTTL_S2	$T_{OLVTTL\_S2}$	9.42	9.71	10.68	ns
LVTTL, Slow, 4 mA	LVTTL_S4	$T_{OLVTTL\_S4}$	5.77	5.95	6.55	ns
LVTTL, Slow, 6 mA	LVTTL_S6	$T_{OLVTTL\_S6}$	4.11	4.24	4.66	ns
LVTTL, Slow, 8 mA	LVTTL_S8	$T_{OLVTTL\_S8}$	2.87	2.96	3.26	ns
LVTTL, Slow, 12 mA	LVTTL_S12	$T_{OLVTTL\_S12}$	2.32	2.39	2.63	ns
LVTTL, Slow, 16 mA	LVTTL_S16	$T_{OLVTTL\_S16}$	1.70	1.75	1.93	ns
LVTTL, Slow, 24 mA	LVTTL_S24	$T_{OLVTTL\_S24}$	1.26	1.30	1.43	ns
LVTTL, Fast, 2 mA	LVTTL_F2	$T_{OLVTTL\_F2}$	6.52	6.72	7.39	ns
LVTTL, Fast, 4 mA	LVTTL_F4	$T_{OLVTTL\_F4}$	2.80	2.88	3.17	ns
LVTTL, Fast, 6 mA	LVTTL_F6	$T_{OLVTTL\_F6}$	1.57	1.62	1.78	ns
LVTTL, Fast, 8 mA	LVTTL_F8	$T_{OLVTTL\_F8}$	0.46	0.48	0.52	ns
LVTTL, Fast, 12 mA	LVTTL_F12	$T_{OLVTTL\_F12}$	0.00	0.00	0.00	ns
LVTTL, Fast, 16 mA	LVTTL_F16	$T_{OLVTTL\_F16}$	-0.13	-0.14	-0.15	ns
LVTTL, Fast, 24 mA	LVTTL_F24	$T_{OLVTTL\_F24}$	-0.22	-0.23	-0.26	ns
LVCMOS (Low-Voltage CMOS), 3.3V, Slow, 2 mA	LVCMOS33_S2	$T_{OLVCMOS33\_S2}$	7.67	7.91	8.70	ns
LVCMOS, 3.3V, Slow, 4 mA	LVCMOS33_S4	$T_{OLVCMOS33\_S4}$	4.37	4.50	4.95	ns
LVCMOS, 3.3V, Slow, 6 mA	LVCMOS33_S6	$T_{OLVCMOS33\_S6}$	3.34	3.44	3.78	ns
LVCMOS, 3.3V, Slow, 8 mA	LVCMOS33_S8	$T_{OLVCMOS33\_S8}$	2.29	2.36	2.60	ns
LVCMOS, 3.3V, Slow, 12 mA	LVCMOS33_S12	$T_{OLVCMOS33\_S12}$	1.91	1.97	2.16	ns
LVCMOS, 3.3V, Slow, 16 mA	LVCMOS33_S16	$T_{OLVCMOS33\_S16}$	1.24	1.27	1.40	ns
LVCMOS, 3.3V, Slow, 24 mA	LVCMOS33_S24	$T_{OLVCMOS33\_S24}$	1.18	1.22	1.34	ns
LVCMOS, 3.3V, Fast, 2 mA	LVCMOS33_F2	$T_{OLVCMOS33\_F2}$	5.82	6.00	6.60	ns
LVCMOS, 3.3V, Fast, 4 mA	LVCMOS33_F4	$T_{OLVCMOS33\_F4}$	2.48	2.55	2.81	ns
LVCMOS, 3.3V, Fast, 6 mA	LVCMOS33_F6	$T_{OLVCMOS33\_F6}$	1.28	1.31	1.45	ns
LVCMOS, 3.3V, Fast, 8 mA	LVCMOS33_F8	$T_{OLVCMOS33\_F8}$	0.48	0.49	0.54	ns
LVCMOS, 3.3V, Fast, 12 mA	LVCMOS33_F12	$T_{OLVCMOS33\_F12}$	0.27	0.28	0.31	ns
LVCMOS, 3.3V, Fast, 16 mA	LVCMOS33_F16	$T_{OLVCMOS33\_F16}$	-0.14	-0.14	-0.15	ns
LVCMOS, 3.3V, Fast, 24 mA	LVCMOS33_F24	$T_{OLVCMOS33\_F24}$	-0.21	-0.21	-0.23	ns
LVCMOS, 2.5V, Slow, 2 mA	LVCMOS25_S2	$T_{OLVCMOS25\_S2}$	9.11	9.39	10.33	ns
LVCMOS, 2.5V, Slow, 4 mA	LVCMOS25_S4	$T_{OLVCMOS25\_S4}$	5.00	5.16	5.67	ns
LVCMOS, 2.5V, Slow, 6 mA	LVCMOS25_S6	$T_{OLVCMOS25\_S6}$	4.53	4.67	5.13	ns
LVCMOS, 2.5V, Slow, 8 mA	LVCMOS25_S8	$T_{OLVCMOS25\_S8}$	3.86	3.98	4.38	ns
LVCMOS, 2.5V, Slow, 12 mA	LVCMOS25_S12	$T_{OLVCMOS25\_S12}$	2.84	2.93	3.22	ns
LVCMOS, 2.5V, Slow, 16 mA	LVCMOS25_S16	$T_{OLVCMOS25\_S16}$	2.36	2.43	2.67	ns
LVCMOS, 2.5V, Slow, 24 mA	LVCMOS25_S24	$T_{OLVCMOS25\_S24}$	2.00	2.06	2.27	ns
LVCMOS, 2.5V, Fast, 2 mA	LVCMOS25_F2	$T_{OLVCMOS25\_F2}$	4.06	4.18	4.60	ns
LVCMOS, 2.5V, Fast, 4 mA	LVCMOS25_F4	$T_{OLVCMOS25\_F4}$	1.15	1.18	1.30	ns
LVCMOS, 2.5V, Fast, 6 mA	LVCMOS25_F6	$T_{OLVCMOS25\_F6}$	0.72	0.74	0.81	ns
LVCMOS, 2.5V, Fast, 8 mA	LVCMOS25_F8	$T_{OLVCMOS25\_F8}$	0.33	0.34	0.37	ns
LVCMOS, 2.5V, Fast, 12 mA	LVCMOS25_F12	$T_{OLVCMOS25\_F12}$	0.02	0.02	0.03	ns

Date	Version	Revision
03/01/05 (cont'd)	3.4 (cont'd)	<ul style="list-style-type: none"> <li>• <b>Table 15, Table 17, Table 18, and Table 19:</b> Restructured these I/O-related tables to include descriptions, as well as the actual IOSTANDARD attributes (used in Xilinx ISE™ software) for all I/O standards.</li> <li>• <b>Table 15:</b> Added data for the following I/O standards: SSTL18_I, SSTL18_II, SSTL18_I_DCI, SSTL18_II_DCI, HSTL_I_18, HSTL_II_18, HSTL_III_18, HSTL_IV_18, LVDSEXT_25, LVDSEXT_33, BLVDS_25, LVDS_25_DCI, LVDS_33_DCI, LVDSEXT_25_DCI, LVDSEXT_33_DCI, HSLVDCI_15, HSLVDCI_18, HSLVDCI_25, HSLVDCI_33. Rearranged I/O standards in a more logical order.</li> <li>• <b>Table 16:</b> Added parameter <math>T_{RPW}</math> (Minimum Pulse Width, SR Input).</li> <li>• <b>Table 17:</b> Added data for the following I/O standards: SSTL18_I, SSTL18_II, SSTL18_I_DCI, SSTL18_II_DCI, HSLVDCI_15, HSLVDCI_18, HSLVDCI_25, HSLVDCI_33. Changed "C<sub>sl</sub>" to "C<sub>REF</sub>" to agree with <b>Figure 1</b> and <b>Table 19</b>. Rearranged I/O standards in a more logical order.</li> <li>• <b>Table 18:</b> Added data for the following I/O standards: SSTL18_I, SSTL18_II, HSTL_I_18, HSTL_II_18, HSTL_III_18, HSTL_IV_18. Added footnote defining equivalents for DCI standards.</li> <li>• <b>Table 19:</b> Added Footnotes (2) and (3) to PCI/PCI-X capacitive load (C<sub>REF</sub>) values. Added HSLVDCI callouts to LVDCI parameter rows (same values).</li> <li>• <b>Table 28:</b> Added parameter <math>T_{BCCS}</math>, CLKA to CLKB Setup Time.</li> <li>• <b>Table 31:</b> Added Footnote (1) indicating that F<sub>CC_SERIAL</sub> should not exceed F<sub>CC_STARTUP</sub> if no provision is made to adjust the speed of CCLK.</li> <li>• <b>Table 33:</b> T<sub>TCKTDO</sub> corrected from a "Min" to a "Max" specification.</li> </ul>
11/05/07	3.5	<ul style="list-style-type: none"> <li>• Updated copyright notice and legal disclaimer.</li> </ul>

## Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

---

## Virtex-II Data Sheet

The Virtex-II Data Sheet contains the following modules:

- **Virtex-II Platform FPGAs: Introduction and Overview (Module 1)**
- **Virtex-II Platform FPGAs: Functional Description (Module 2)**
- **Virtex-II Platform FPGAs: DC and Switching Characteristics (Module 3)**
- **Virtex-II Platform FPGAs: Pinout Information (Module 4)**


Table 7: FG456/FGG456 BGA — XC2V250, XC2V500, and XC2V1000

Bank	Pin Description	Pin Number	No Connect in XC2V250	No Connect in XC2V500
3	IO_L52P_3	P18	NC	
3	IO_L51N_3/VREF_3	P22	NC	
3	IO_L51P_3	P21	NC	
3	IO_L49N_3	P20	NC	
3	IO_L49P_3	P19	NC	
3	IO_L48N_3	R22		
3	IO_L48P_3	R21		
3	IO_L46N_3	R20		
3	IO_L46P_3	R19		
3	IO_L45N_3/VREF_3	R18		
3	IO_L45P_3	P17		
3	IO_L43N_3	T22		
3	IO_L43P_3	T21		
3	IO_L24N_3	T20	NC	NC
3	IO_L24P_3	T19	NC	NC
3	IO_L22N_3	U22	NC	NC
3	IO_L22P_3	U21	NC	NC
3	IO_L21N_3/VREF_3	U20	NC	NC
3	IO_L21P_3	U19	NC	NC
3	IO_L19N_3	T18	NC	NC
3	IO_L19P_3	U18	NC	NC
3	IO_L06N_3	V22		
3	IO_L06P_3	V21		
3	IO_L04N_3	V20		
3	IO_L04P_3	V19		
3	IO_L03N_3/VREF_3	W22		
3	IO_L03P_3	W21		
3	IO_L02N_3/VRP_3	Y22		
3	IO_L02P_3/VRN_3	Y21		
3	IO_L01N_3	W20		
3	IO_L01P_3	AA20		
4	IO_L01N_4/BUSY/DOUT <sup>(1)</sup>	AB19		
4	IO_L01P_4/INIT_B	AA19		

Table 9: BG575/BGG575 BGA — XC2V1000, XC2V1500, and XC2V2000

Bank	Pin Description	Pin Number	No Connect in XC2V1000	No Connect in XC2V1500
2	IO_L01P_2	D23		
2	IO_L02N_2/VRP_2	E21		
2	IO_L02P_2/VRN_2	E22		
2	IO_L03N_2	F21		
2	IO_L03P_2/VREF_2	F20		
2	IO_L04N_2	G20		
2	IO_L04P_2	G19		
2	IO_L06N_2	H18		
2	IO_L06P_2	J17		
2	IO_L19N_2	D24		
2	IO_L19P_2	E23		
2	IO_L21N_2	E24		
2	IO_L21P_2/VREF_2	F24		
2	IO_L22N_2	F23		
2	IO_L22P_2	G23		
2	IO_L24N_2	G21		
2	IO_L24P_2	G22		
2	IO_L43N_2	H19		
2	IO_L43P_2	H20		
2	IO_L45N_2	J18		
2	IO_L45P_2/VREF_2	J19		
2	IO_L46N_2	K17		
2	IO_L46P_2	K18		
2	IO_L48N_2	H23		
2	IO_L48P_2	H24		
2	IO_L49N_2	H21		
2	IO_L49P_2	H22		
2	IO_L51N_2	J24		
2	IO_L51P_2/VREF_2	K24		
2	IO_L52N_2	J22		
2	IO_L52P_2	J23		
2	IO_L54N_2	J20		
2	IO_L54P_2	J21		
2	IO_L67N_2	K19	NC	
2	IO_L67P_2	K20	NC	
2	IO_L69N_2	L17	NC	

## BG575/BGG575 Standard BGA Package Specifications (1.27mm pitch)



575-BALL MOLDED BGA (BG575/BGG575)

Figure 5: BG575/BGG575 Standard BGA Package Specifications

Table 10: BG728 BGA — XC2V3000

Bank	Pin Description	Pin Number
6	VCCO_6	V9
6	VCCO_6	U10
6	VCCO_6	U9
6	VCCO_6	T10
6	VCCO_6	T7
6	VCCO_6	T3
6	VCCO_6	R10
7	VCCO_7	M10
7	VCCO_7	M7
7	VCCO_7	M3
7	VCCO_7	L10
7	VCCO_7	L9
7	VCCO_7	K9
7	VCCO_7	G4
7	VCCO_7	N10
<hr/>		
NA	CCLK	AA22
NA	PROG_B	C4
NA	DONE	AC22
NA	M0	AC6
NA	M1	Y7
NA	M2	AE4
NA	HSWAP_EN	D5
NA	TCK	G20
NA	TDI	H7
NA	TDO	G22
NA	TMS	F21
NA	PWRDWN_B	AE24
NA	DXN	G8
NA	DXP	F7
NA	VBATT	D23
NA	RSVD	C24
<hr/>		
NA	VCCAUX	AF14
NA	VCCAUX	AE26
NA	VCCAUX	AE2

Table 10: BG728 BGA — XC2V3000

Bank	Pin Description	Pin Number
NA	VCCAUX	P26
NA	VCCAUX	P2
NA	VCCAUX	C26
NA	VCCAUX	C2
NA	VCCAUX	B14
NA	VCCINT	V18
NA	VCCINT	V14
NA	VCCINT	V10
NA	VCCINT	U17
NA	VCCINT	U16
NA	VCCINT	U15
NA	VCCINT	U14
NA	VCCINT	U13
NA	VCCINT	U12
NA	VCCINT	U11
NA	VCCINT	T17
NA	VCCINT	T11
NA	VCCINT	R17
NA	VCCINT	R11
NA	VCCINT	P18
NA	VCCINT	P17
NA	VCCINT	P11
NA	VCCINT	P10
NA	VCCINT	N17
NA	VCCINT	N11
NA	VCCINT	M17
NA	VCCINT	M11
NA	VCCINT	L17
NA	VCCINT	L16
NA	VCCINT	L15
NA	VCCINT	L14
NA	VCCINT	L13
NA	VCCINT	L12
NA	VCCINT	L11
NA	VCCINT	K18
NA	VCCINT	K14

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

Bank	Pin Description	Pin Number	No Connect in the XC2V1000	No Connect in the XC2V1500
1	IO_L01N_1	B4		
1	IO_L01P_1	A4		
2	IO_L01N_2	C1		
2	IO_L01P_2	B1		
2	IO_L02N_2/VRP_2	H9		
2	IO_L02P_2/VRN_2	H8		
2	IO_L03N_2	D3		
2	IO_L03P_2/VREF_2	E3		
2	IO_L04N_2	D2		
2	IO_L04P_2	C2		
2	IO_L05N_2	G7		
2	IO_L05P_2	H7		
2	IO_L06N_2	F4		
2	IO_L06P_2	E4		
2	IO_L19N_2	E1		
2	IO_L19P_2	D1		
2	IO_L20N_2	G6		
2	IO_L20P_2	H6		
2	IO_L21N_2	F5		
2	IO_L21P_2/VREF_2	G5		
2	IO_L22N_2	G2		
2	IO_L22P_2	F2		
2	IO_L23N_2	J8		
2	IO_L23P_2	J7		
2	IO_L24N_2	G3		
2	IO_L24P_2	F3		
2	IO_L43N_2	G1		
2	IO_L43P_2	F1		
2	IO_L44N_2	K8		
2	IO_L44P_2	L8		
2	IO_L45N_2	G4		
2	IO_L45P_2/VREF_2	H4		
2	IO_L46N_2	J2		
2	IO_L46P_2	H2		
2	IO_L47N_2	J6		
2	IO_L47P_2	K6		

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

Bank	Pin Description	Pin Number	No Connect in the XC2V3000
2	IO_L21N_2	H7	
2	IO_L21P_2/VREF_2	J7	
2	IO_L22N_2	H6	
2	IO_L22P_2	G6	
2	IO_L23N_2	L10	
2	IO_L23P_2	L9	
2	IO_L24N_2	G3	
2	IO_L24P_2	F3	
2	IO_L25N_2	G2	
2	IO_L25P_2	F2	
2	IO_L26N_2	M10	
2	IO_L26P_2	N10	
2	IO_L27N_2	J6	
2	IO_L27P_2/VREF_2	K6	
2	IO_L28N_2	J5	
2	IO_L28P_2	H5	
2	IO_L29N_2	L7	
2	IO_L29P_2	K7	
2	IO_L30N_2	J4	
2	IO_L30P_2	H4	
2	IO_L43N_2	G1	
2	IO_L43P_2	F1	
2	IO_L44N_2	L8	
2	IO_L44P_2	M8	
2	IO_L45N_2	J1	
2	IO_L45P_2/VREF_2	H2	
2	IO_L46N_2	J3	
2	IO_L46P_2	H3	
2	IO_L47N_2	M9	
2	IO_L47P_2	N9	
2	IO_L48N_2	L5	
2	IO_L48P_2	K5	
2	IO_L49N_2	K2	
2	IO_L49P_2	J2	
2	IO_L50N_2	N7	
2	IO_L50P_2	M7	

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

Bank	Pin Description	Pin Number	No Connect in the XC2V3000
2	IO_L51N_2	L6	
2	IO_L51P_2/VREF_2	M6	
2	IO_L52N_2	M3	
2	IO_L52P_2	L3	
2	IO_L53N_2	L4	
2	IO_L53P_2	K4	
2	IO_L54N_2	N4	
2	IO_L54P_2	M4	
2	IO_L67N_2	M2	
2	IO_L67P_2	L2	
2	IO_L68N_2	N8	
2	IO_L68P_2	P8	
2	IO_L69N_2	N6	
2	IO_L69P_2/VREF_2	P6	
2	IO_L70N_2	P5	
2	IO_L70P_2	N5	
2	IO_L71N_2	P10	
2	IO_L71P_2	R10	
2	IO_L72N_2	P3	
2	IO_L72P_2	N3	
2	IO_L73N_2	M1	
2	IO_L73P_2	L1	
2	IO_L74N_2	P9	
2	IO_L74P_2	R9	
2	IO_L75N_2	P2	
2	IO_L75P_2/VREF_2	N2	
2	IO_L76N_2	R4	
2	IO_L76P_2	P4	
2	IO_L77N_2	R8	
2	IO_L77P_2	T8	
2	IO_L78N_2	T3	
2	IO_L78P_2	R3	
2	IO_L79N_2	P1	NC
2	IO_L79P_2	N1	NC
2	IO_L80N_2	T11	NC
2	IO_L80P_2	U11	NC

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

Bank	Pin Description	Pin Number	No Connect in the XC2V3000
5	IO_L50P_5	AG22	
5	IO_L49N_5	AN29	
5	IO_L49P_5	AN28	
5	IO_L30N_5	AK24	
5	IO_L30P_5	AK25	
5	IO_L29N_5	AH23	
5	IO_L29P_5	AH22	
5	IO_L28N_5	AP31	
5	IO_L28P_5	AP30	
5	IO_L27N_5/VREF_5	AH24	
5	IO_L27P_5	AH25	
5	IO_L26N_5	AF22	
5	IO_L26P_5	AF23	
5	IO_L25N_5	AM27	
5	IO_L25P_5	AM26	
5	IO_L24N_5	AL27	
5	IO_L24P_5	AL26	
5	IO_L23N_5	AH26	
5	IO_L23P_5	AJ25	
5	IO_L22N_5	AN31	
5	IO_L22P_5	AN30	
5	IO_L21N_5/VREF_5	AK26	
5	IO_L21P_5	AK27	
5	IO_L20N_5	AG23	
5	IO_L20P_5	AF24	
5	IO_L19N_5	AM33	
5	IO_L19P_5	AN32	
5	IO_L06N_5	AJ27	
5	IO_L06P_5	AJ26	
5	IO_L05N_5/VRP_5	AE22	
5	IO_L05P_5/VRN_5	AE23	
5	IO_L04N_5	AM28	
5	IO_L04P_5/VREF_5	AM29	
5	IO_L03N_5/D4/ALT_VRP_5	AK28	
5	IO_L03P_5/D5/ALT_VRN_5	AL29	
5	IO_L02N_5/D6	AG24	

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

Bank	Pin Description	Pin Number	No Connect in the XC2V4000	No Connect in the XC2V6000
NA	GND	AC20		
NA	GND	AC19		
NA	GND	AC18		
NA	GND	AC17		
NA	GND	AC16		
NA	GND	AC8		
NA	GND	AC4		
NA	GND	AB24		
NA	GND	AB23		
NA	GND	AB22		
NA	GND	AB21		
NA	GND	AB20		
NA	GND	AB19		
NA	GND	AB18		
NA	GND	AB17		
NA	GND	AB16		
NA	GND	AA24		
NA	GND	AA23		
NA	GND	AA22		
NA	GND	AA21		
NA	GND	AA20		
NA	GND	AA19		
NA	GND	AA18		
NA	GND	AA17		
NA	GND	AA16		
NA	GND	Y39		
NA	GND	Y36		
NA	GND	Y33		
NA	GND	Y30		
NA	GND	Y24		
NA	GND	Y23		
NA	GND	Y22		
NA	GND	Y21		
NA	GND	Y20		
NA	GND	Y19		
NA	GND	Y18		

Table 14: BF957 — XC2V2000, XC2V3000, XC2V4000, and XC2V6000

Bank	Pin Description	Pin Number	No Connect in XC2V2000
1	IO_L21P_1	A4	
1	IO_L20N_1	G10	
1	IO_L20P_1	G9	
1	IO_L19N_1	B6	
1	IO_L19P_1	C5	
1	IO_L06N_1	C6	
1	IO_L06P_1	D6	
1	IO_L05N_1	H9	
1	IO_L05P_1	G8	
1	IO_L04N_1	D7	
1	IO_L04P_1/VREF_1	E6	
1	IO_L03N_1/VRP_1	E8	
1	IO_L03P_1/VRN_1	E7	
1	IO_L02N_1	F8	
1	IO_L02P_1	F7	
1	IO_L01N_1	B5	
1	IO_L01P_1	B3	
2	IO_L01N_2	F5	
2	IO_L01P_2	G4	
2	IO_L02N_2/VRP_2	G6	
2	IO_L02P_2/VRN_2	H6	
2	IO_L03N_2	D3	
2	IO_L03P_2/VREF_2	E4	
2	IO_L04N_2	K10	
2	IO_L04P_2	K9	
2	IO_L05N_2	D2	
2	IO_L05P_2	E3	
2	IO_L06N_2	F4	
2	IO_L06P_2	F3	
2	IO_L19N_2	L10	
2	IO_L19P_2	M10	
2	IO_L20N_2	H7	
2	IO_L20P_2	J8	
2	IO_L21N_2	D1	
2	IO_L21P_2/VREF_2	E1	
2	IO_L22N_2	G5	
2	IO_L22P_2	H5	