

Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 384 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 442368 |
| Number of I/O | 200 |
| Number of Gates | 250000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 456-BBGA |
| Supplier Device Package | 456-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc2v250-6fgg456c |




Figure 7: Virtex-II I/O Banks: Top View for Wire-Bond Packages (CS/CSG, FG/FGG, & BG/BGG)

Some input standards require a user-supplied threshold voltage (V_{REF}), and certain user-I/O pins are automatically configured as V_{REF} inputs. Approximately one in six of the I/O pins in the bank assume this role.




Figure 8: Virtex-II I/O Banks: Top View for Flip-Chip Packages (FF & BF)

V_{REF} pins within a bank are interconnected internally, and consequently only one V_{REF} voltage can be used within each bank. However, for correct operation, all V_{REF} pins in the bank must be connected to the external reference voltage source.

The V_{CCO} and the V_{REF} pins for each bank appear in the device pinout tables. Within a given package, the number of V_{REF} and V_{CCO} pins can vary depending on the size of device. In larger devices, more I/O pins convert to V_{REF} pins. Since these are always a superset of the V_{REF} pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary.

All V_{REF} pins for the largest device anticipated must be connected to the V_{REF} voltage and not used for I/O. In smaller

devices, some V_{CCO} pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or, if necessary, they can be connected to V_{CCO} to permit migration to a larger device.

Rules for Combining I/O Standards in the Same Bank

The following rules must be obeyed to combine different input, output, and bi-directional standards in the same bank:

1. **Combining output standards only.** Output standards with the same output V_{CCO} requirement can be combined in the same bank.

Compatible example:

SSTL2_I and LVDS_25_DCI outputs

Incompatible example:

SSTL2_I (output $V_{CCO} = 2.5V$) and LVCMS33 (output $V_{CCO} = 3.3V$) outputs

2. **Combining input standards only.** Input standards with the same input V_{CCO} and input V_{REF} requirements can be combined in the same bank.

Compatible example:

LVCMS15 and HSTL_IV inputs

Incompatible example:

LVCMS15 (input $V_{CCO} = 1.5V$) and LVCMS18 (input $V_{CCO} = 1.8V$) inputs

Incompatible example:

HSTL_I_DCI_18 ($V_{REF} = 0.9V$) and HSTL_IV_DCI_18 ($V_{REF} = 1.1V$) inputs

3. **Combining input standards and output standards.**

Input standards and output standards with the same input V_{CCO} and output V_{CCO} requirement can be combined in the same bank.

Compatible example:

LVDS_25 output and HSTL_I input

Incompatible example:

LVDS_25 output (output $V_{CCO} = 2.5V$) and HSTL_I_DCI_18 input (input $V_{CCO} = 1.8V$)

4. **Combining bi-directional standards with input or output standards.** When combining bi-directional I/O with other standards, make sure the bi-directional standard can meet rules 1 through 3 above.

5. **Additional rules for combining DCI I/O standards.**

- a. No more than one Single Termination type (input or output) is allowed in the same bank.

Incompatible example:

HSTL_IV_DCI input and HSTL_III_DCI input

- b. No more than one Split Termination type (input or output) is allowed in the same bank.

Incompatible example:

HSTL_I_DCI input and HSTL_II_DCI input

The implementation tools will enforce these design rules.

Table 5 summarizes all standards and voltage supplies.

Virtex-II Electrical Characteristics

Virtex-II™ devices are provided in -6, -5, and -4 speed grades, with -6 having the highest performance.

Virtex-II DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -4 speed grade industrial device are the same as for a -4 speed grade

commercial device). However, only selected speed grades and/or devices might be available in the industrial range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications. Contact Xilinx for design considerations requiring more detailed information.

All specifications are subject to change without notice.

Virtex-II DC Characteristics

Table 1: Absolute Maximum Ratings

| Symbol | Description ⁽¹⁾ | | Units | |
|----------------|---|---|-------|----|
| V_{CCINT} | Internal supply voltage relative to GND | -0.5 to 1.65 | V | |
| V_{CCAUX} | Auxiliary supply voltage relative to GND | -0.5 to 4.0 | V | |
| V_{CCO} | Output drivers supply voltage relative to GND | -0.5 to 4.0 | V | |
| V_{BATT} | Key memory battery backup supply | -0.5 to 4.0 | V | |
| V_{REF} | Input reference voltage | -0.5 to $V_{CCO} + 0.5$ | V | |
| $V_{IN}^{(3)}$ | Input voltage relative to GND (user and dedicated I/Os) | -0.5 to $V_{CCO} + 0.5$ | V | |
| V_{TS} | Voltage applied to 3-state output (user and dedicated I/Os) | -0.5 to 4.0 | V | |
| T_{STG} | Storage temperature (ambient) | -65 to +150 | °C | |
| T_{SOL} | Maximum soldering temperature ⁽²⁾ | All regular FF/BF flip-chip and FG/BG/CS wire-bond packages | +220 | °C |
| | | Pb-free FGG456, FGG676, BGG575, and BGG728 wire-bond packages | +250 | °C |
| | | Pb-free FGG256 and CSG144 wire-bond packages | +260 | °C |
| T_J | Maximum junction temperature ⁽²⁾ | +125 | °C | |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- For soldering guidelines and thermal considerations, see the [Device Packaging and Thermal Characteristics Guide](#) information on the Xilinx website.
- Inputs configured as PCI are fully PCI compliant. This statement takes precedence over any specification that would imply that the device is not PCI compliant.

CLB Distributed RAM Switching Characteristics

Table 22: CLB Distributed RAM Switching Characteristics

| Description | Symbol | Speed Grade | | | Units |
|---|-------------------|-------------|------------|------------|---------|
| | | -6 | -5 | -4 | |
| Sequential Delays | | | | | |
| Clock CLK to X/Y outputs (WE active) in 16 x 1 mode | $T_{SHCKO16}$ | 1.63 | 1.79 | 2.05 | ns, Max |
| Clock CLK to X/Y outputs (WE active) in 32 x 1 mode | $T_{SHCKO32}$ | 1.97 | 2.17 | 2.49 | ns, Max |
| Clock CLK to F5 output | $T_{SHCKOF5}$ | 1.77 | 1.94 | 2.23 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | |
| BX/BY data inputs (DIN) | T_{DS}/T_{DH} | 0.53/-0.09 | 0.58/-0.10 | 0.67/-0.11 | ns, Min |
| F/G address inputs | T_{AS}/T_{AH} | 0.40/ 0.00 | 0.44/ 0.00 | 0.50/ 0.00 | ns, Min |
| SR input (WS) | T_{WES}/T_{WEH} | 0.42/-0.01 | 0.46/-0.01 | 0.53/-0.01 | ns, Min |
| Clock CLK | | | | | |
| Minimum Pulse Width, High | T_{WPH} | 0.57 | 0.63 | 0.72 | ns, Min |
| Minimum Pulse Width, Low | T_{WPL} | 0.57 | 0.63 | 0.72 | ns, Min |
| Minimum clock period to meet address write cycle time | T_{WC} | 1.14 | 1.25 | 1.44 | ns, Min |

CLB Shift Register Switching Characteristics

Table 23: CLB Shift Register Switching Characteristics

| Description | Symbol | Speed Grade | | | Units |
|--|-----------------------|-------------|------------|------------|---------|
| | | -6 | -5 | -4 | |
| Sequential Delays | | | | | |
| Clock CLK to X/Y outputs | T_{REG} | 2.31 | 2.54 | 2.92 | ns, Max |
| Clock CLK to X/Y outputs | T_{REG32} | 2.65 | 2.92 | 3.35 | ns, Max |
| Clock CLK to XB output via MC15 LUT output | T_{REGXB} | 2.23 | 2.46 | 2.82 | ns, Max |
| Clock CLK to YB output via MC15 LUT output | T_{REGYB} | 2.18 | 2.40 | 2.75 | ns, Max |
| Clock CLK to Shiftout | T_{CKSH} | 1.92 | 2.11 | 2.43 | ns, Max |
| Clock CLK to F5 output | T_{REGF5} | 2.45 | 2.69 | 3.09 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | |
| BX/BY data inputs (DIN) | T_{SRLDS}/T_{SRLDH} | 0.53/-0.07 | 0.58/-0.08 | 0.67/-0.09 | ns, Min |
| SR input (WS) | T_{WSS}/T_{WSH} | 0.19/-0.06 | 0.21/-0.07 | 0.24/-0.08 | ns, Min |
| Clock CLK | | | | | |
| Minimum Pulse Width, High | T_{SRPH} | 0.57 | 0.63 | 0.72 | ns, Min |
| Minimum Pulse Width, Low | T_{SRPL} | 0.57 | 0.63 | 0.72 | ns, Min |

Multiplier Switching Characteristics

Table 24: Multiplier Switching Characteristics

| Description | Symbol | Speed Grade | | | Units |
|---------------------------------|-----------------------|-------------|------|-------|---------|
| | | -6 | -5 | -4 | |
| Propagation Delay to Output Pin | | | | | |
| Input to Pin 35 | T _{MULT_P35} | 4.66 | 8.50 | 10.36 | ns, Max |
| Input to Pin 34 | T _{MULT_P34} | 4.57 | 8.33 | 10.15 | ns, Max |
| Input to Pin 33 | T _{MULT_P33} | 4.47 | 8.16 | 9.95 | ns, Max |
| Input to Pin 32 | T _{MULT_P32} | 4.37 | 7.99 | 9.74 | ns, Max |
| Input to Pin 31 | T _{MULT_P31} | 4.28 | 7.82 | 9.53 | ns, Max |
| Input to Pin 30 | T _{MULT_P30} | 4.18 | 7.65 | 9.33 | ns, Max |
| Input to Pin 29 | T _{MULT_P29} | 4.08 | 7.48 | 9.12 | ns, Max |
| Input to Pin 28 | T _{MULT_P28} | 3.99 | 7.31 | 8.91 | ns, Max |
| Input to Pin 27 | T _{MULT_P27} | 3.89 | 7.14 | 8.70 | ns, Max |
| Input to Pin 26 | T _{MULT_P26} | 3.79 | 6.97 | 8.50 | ns, Max |
| Input to Pin 25 | T _{MULT_P25} | 3.69 | 6.80 | 8.29 | ns, Max |
| Input to Pin 24 | T _{MULT_P24} | 3.60 | 6.63 | 8.08 | ns, Max |
| Input to Pin 23 | T _{MULT_P23} | 3.50 | 6.46 | 7.88 | ns, Max |
| Input to Pin 22 | T _{MULT_P22} | 3.40 | 6.29 | 7.67 | ns, Max |
| Input to Pin 21 | T _{MULT_P21} | 3.31 | 6.12 | 7.46 | ns, Max |
| Input to Pin 20 | T _{MULT_P20} | 3.21 | 5.95 | 7.26 | ns, Max |
| Input to Pin 19 | T _{MULT_P19} | 3.11 | 5.78 | 7.05 | ns, Max |
| Input to Pin 18 | T _{MULT_P18} | 3.02 | 5.61 | 6.84 | ns, Max |
| Input to Pin 17 | T _{MULT_P17} | 2.92 | 5.44 | 6.63 | ns, Max |
| Input to Pin 16 | T _{MULT_P16} | 2.82 | 5.27 | 6.43 | ns, Max |
| Input to Pin 15 | T _{MULT_P15} | 2.72 | 5.10 | 6.22 | ns, Max |
| Input to Pin 14 | T _{MULT_P14} | 2.63 | 4.93 | 6.01 | ns, Max |
| Input to Pin 13 | T _{MULT_P13} | 2.53 | 4.76 | 5.81 | ns, Max |
| Input to Pin 12 | T _{MULT_P12} | 2.43 | 4.59 | 5.60 | ns, Max |
| Input to Pin 11 | T _{MULT_P11} | 2.34 | 4.42 | 5.39 | ns, Max |
| Input to Pin 10 | T _{MULT_P10} | 2.24 | 4.25 | 5.19 | ns, Max |
| Input to Pin 9 | T _{MULT_P9} | 2.14 | 4.08 | 4.98 | ns, Max |
| Input to Pin 8 | T _{MULT_P8} | 2.05 | 3.91 | 4.77 | ns, Max |
| Input to Pin 7 | T _{MULT_P7} | 1.95 | 3.74 | 4.56 | ns, Max |
| Input to Pin 6 | T _{MULT_P6} | 1.85 | 3.57 | 4.36 | ns, Max |
| Input to Pin 5 | T _{MULT_P5} | 1.75 | 3.40 | 4.15 | ns, Max |
| Input to Pin 4 | T _{MULT_P4} | 1.66 | 3.23 | 3.94 | ns, Max |
| Input to Pin 3 | T _{MULT_P3} | 1.56 | 3.06 | 3.74 | ns, Max |
| Input to Pin 2 | T _{MULT_P2} | 1.46 | 2.89 | 3.53 | ns, Max |
| Input to Pin 1 | T _{MULT_P1} | 1.37 | 2.72 | 3.32 | ns, Max |
| Input to Pin 0 | T _{MULT_P0} | 1.27 | 2.55 | 3.12 | ns, Max |

Table 25: Pipelined Multiplier Switching Characteristics

| Description | Symbol | Speed Grade | | | Units |
|--|-------------------------------------|-------------|------------|------------|---------|
| | | -6 | -5 | -4 | |
| Setup and Hold Times Before/After Clock | | | | | |
| Data Inputs | $T_{MULIDCK}/T_{MULCKID}$ | 3.00/ 0.00 | 3.45/ 0.00 | 3.89/ 0.00 | ns, Max |
| Clock Enable | $T_{MULIDCK_CE}/T_{MULCKID_CE}$ | 0.72/ 0.00 | 0.80/ 0.00 | 0.86/ 0.00 | ns, Max |
| Reset | $T_{MULIDCK_RST}/T_{MULCKID_RST}$ | 0.72/ 0.00 | 0.80/ 0.00 | 0.86/ 0.00 | ns, Max |
| Clock to Output Pin | | | | | |
| Clock to Pin 35 | T_{MULTCK_P35} | 3.05 | 6.91 | 8.12 | ns, Max |
| Clock to Pin 34 | T_{MULTCK_P34} | 2.95 | 6.75 | 7.93 | ns, Max |
| Clock to Pin 33 | T_{MULTCK_P33} | 2.85 | 6.59 | 7.74 | ns, Max |
| Clock to Pin 32 | T_{MULTCK_P32} | 2.76 | 6.43 | 7.56 | ns, Max |
| Clock to Pin 31 | T_{MULTCK_P31} | 2.66 | 6.27 | 7.37 | ns, Max |
| Clock to Pin 30 | T_{MULTCK_P30} | 2.56 | 6.11 | 7.19 | ns, Max |
| Clock to Pin 29 | T_{MULTCK_P29} | 2.47 | 5.95 | 7.00 | ns, Max |
| Clock to Pin 28 | T_{MULTCK_P28} | 2.37 | 5.79 | 6.81 | ns, Max |
| Clock to Pin 27 | T_{MULTCK_P27} | 2.27 | 5.63 | 6.63 | ns, Max |
| Clock to Pin 26 | T_{MULTCK_P26} | 2.17 | 5.47 | 6.44 | ns, Max |
| Clock to Pin 25 | T_{MULTCK_P25} | 2.08 | 5.31 | 6.26 | ns, Max |
| Clock to Pin 24 | T_{MULTCK_P24} | 1.98 | 5.15 | 6.07 | ns, Max |
| Clock to Pin 23 | T_{MULTCK_P23} | 1.88 | 4.99 | 5.88 | ns, Max |
| Clock to Pin 22 | T_{MULTCK_P22} | 1.79 | 4.83 | 5.70 | ns, Max |
| Clock to Pin 21 | T_{MULTCK_P21} | 1.69 | 4.67 | 5.51 | ns, Max |
| Clock to Pin 20 | T_{MULTCK_P20} | 1.59 | 4.51 | 5.33 | ns, Max |
| Clock to Pin 19 | T_{MULTCK_P19} | 1.50 | 4.35 | 5.14 | ns, Max |
| Clock to Pin 18 | T_{MULTCK_P18} | 1.40 | 4.19 | 4.95 | ns, Max |
| Clock to Pin 17 | T_{MULTCK_P17} | 1.30 | 4.03 | 4.77 | ns, Max |
| Clock to Pin 16 | T_{MULTCK_P16} | 1.20 | 3.87 | 4.58 | ns, Max |
| Clock to Pin 15 | T_{MULTCK_P15} | 1.11 | 3.71 | 4.40 | ns, Max |
| Clock to Pin 14 | T_{MULTCK_P14} | 1.01 | 3.55 | 4.21 | ns, Max |
| Clock to Pin 13 | T_{MULTCK_P13} | 0.91 | 3.39 | 4.02 | ns, Max |
| Clock to Pin 12 | T_{MULTCK_P12} | 0.91 | 3.23 | 3.84 | ns, Max |
| Clock to Pin 11 | T_{MULTCK_P11} | 0.91 | 3.07 | 3.65 | ns, Max |
| Clock to Pin 10 | T_{MULTCK_P10} | 0.91 | 2.91 | 3.47 | ns, Max |
| Clock to Pin 9 | T_{MULTCK_P9} | 0.91 | 2.75 | 3.28 | ns, Max |
| Clock to Pin 8 | T_{MULTCK_P8} | 0.91 | 2.59 | 3.09 | ns, Max |
| Clock to Pin 7 | T_{MULTCK_P7} | 0.91 | 2.43 | 2.91 | ns, Max |
| Clock to Pin 6 | T_{MULTCK_P6} | 0.91 | 2.27 | 2.72 | ns, Max |
| Clock to Pin 5 | T_{MULTCK_P5} | 0.91 | 2.11 | 2.54 | ns, Max |
| Clock to Pin 4 | T_{MULTCK_P4} | 0.91 | 1.95 | 2.35 | ns, Max |
| Clock to Pin 3 | T_{MULTCK_P3} | 0.91 | 1.79 | 2.16 | ns, Max |
| Clock to Pin 2 | T_{MULTCK_P2} | 0.91 | 1.63 | 1.98 | ns, Max |
| Clock to Pin 1 | T_{MULTCK_P1} | 0.91 | 1.47 | 1.79 | ns, Max |
| Clock to Pin 0 | T_{MULTCK_P0} | 0.91 | 1.31 | 1.61 | ns, Max |

Virtex-II Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Setup and Hold for LVTTL Standard, *With DCM*

Table 36: Global Clock Setup and Hold for LVTTL Standard, *With DCM*

| Description | Symbol | Device | Speed Grade | | | Units |
|---|-----------------------|----------|-------------|------------|------------|-------|
| | | | -6 | -5 | -4 | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in IOB Input Switching Characteristics Standard Adjustments , page 11. | | | | | | |
| No Delay Global Clock and IFF with DCM | T_{PSDCM}/T_{PHDCM} | XC2V40 | 1.60/-0.90 | 1.60/-0.90 | 1.84/-0.76 | ns |
| | | XC2V80 | 1.60/-0.90 | 1.60/-0.90 | 1.84/-0.76 | ns |
| | | XC2V250 | 1.60/-0.90 | 1.60/-0.90 | 1.84/-0.76 | ns |
| | | XC2V500 | 1.60/-0.90 | 1.60/-0.90 | 1.84/-0.76 | ns |
| | | XC2V1000 | 1.60/-0.90 | 1.60/-0.90 | 1.84/-0.76 | ns |
| | | XC2V1500 | 1.60/-0.90 | 1.60/-0.90 | 1.84/-0.76 | ns |
| | | XC2V2000 | 1.70/-0.90 | 1.70/-0.90 | 1.96/-0.76 | ns |
| | | XC2V3000 | 1.70/-0.90 | 1.70/-0.90 | 1.96/-0.76 | ns |
| | | XC2V4000 | 1.70/-0.90 | 1.70/-0.90 | 1.96/-0.76 | ns |
| | | XC2V6000 | 1.70/-0.90 | 1.70/-0.90 | 1.96/-0.76 | ns |
| | | XC2V8000 | | 1.70/-0.90 | 1.96/-0.76 | ns |

Notes:

1. IFF = Input Flip-Flop or Latch
2. Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.

Pin Definitions

Table 4 provides a description of each pin type listed in Virtex-II pinout tables.

Table 4: Virtex-II Pin Definitions

| Pin Name | Direction | Description |
|-------------------------------------|----------------------------|---|
| User I/O Pins | | |
| IO_LXXY_# | Input/Output/Bidirectional | All user I/O pins are capable of differential signalling and can implement LVDS, ULVDS, BLVDS, LVPECL, or LDT pairs. Each user I/O is labeled “ IO_LXXY_# ”, where: IO indicates a user I/O pin. LXXY indicates a differential pair, with XX a unique pair in the bank and Y = P/N for the positive and negative sides of the differential pair. # indicates the bank number (0 through 7) |
| Dual-Function Pins | | |
| IO_LXXY_#/ZZZ | | The dual-function pins are labelled “ IO_LXXY_#/ZZZ ”, where ZZZ can be one of the following pins: Per Bank - VRP , VRN , or VREF Globally - GCLKx(S/P) , BUSY/DOUT , INIT_B , D0/DIN – D7 , RDWR_B , or CS_B |
| With /ZZZ: | | |
| D0/DIN, D1, D2, D3, D4, D5, D6, D7 | Input/Output | <ul style="list-style-type: none"> In SelectMAP mode, D0 through D7 are configuration data pins. These pins become user I/Os after configuration, unless the SelectMAP port is retained. In bit-serial modes, DIN (D0) is the single-data input. This pin becomes a user I/O after configuration. |
| CS_B | Input | In SelectMAP mode, this is the active-low Chip Select signal. The pin becomes a user I/O after configuration, unless the SelectMAP port is retained. |
| RDWR_B | Input | In SelectMAP mode, this is the active-low Write Enable signal. The pin becomes a user I/O after configuration, unless the SelectMAP port is retained. |
| BUSY/DOUT | Output | <ul style="list-style-type: none"> In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration, unless the SelectMAP port is retained. In bit-serial modes, DOUT provides preamble and configuration data to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration. |
| INIT_B | Bidirectional (open-drain) | When Low, this pin indicates that the configuration memory is being cleared. When held Low, the start of configuration is delayed. During configuration, a Low on this output indicates that a configuration data error has occurred. The pin becomes a user I/O after configuration. |
| GCLKx (S/P) | Input/Output | These are clock input pins that connect to Global Clock Buffers. These pins become regular user I/Os when not needed for clocks. |
| VRP | Input | This pin is for the DCI voltage reference resistor of P transistor (per bank). |
| VRN | Input | This pin is for the DCI voltage reference resistor of N transistor (per bank). |
| ALT_VRP | Input | This is the alternative pin for the DCI voltage reference resistor of P transistor. |
| ALT_VRN | Input | This is the alternative pin for the DCI voltage reference resistor of N transistor. |
| V _{REF} | Input | These are input threshold voltage pins. They become user I/Os when an external threshold voltage is not needed (per bank). |
| Dedicated Pins⁽¹⁾ | | |
| CCLK | Input/Output | Configuration clock. Output in Master mode or Input in Slave mode. |

Table 4: Virtex-II Pin Definitions (Continued)

| Pin Name | Direction | Description |
|--------------------|------------------------|---|
| PROG_B | Input | Active Low asynchronous reset to configuration logic. This pin has a permanent weak pull-up resistor. |
| DONE | Input/Output | DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, this pin indicates completion of the configuration process. As an input, a Low level on DONE can be configured to delay the start-up sequence. |
| M2, M1, M0 | Input | Configuration mode selection. |
| HSWAP_EN | Input | Enable I/O pull-ups during configuration. |
| TCK | Input | Boundary Scan Clock. |
| TDI | Input | Boundary Scan Data Input. |
| TDO | Output | Boundary Scan Data Output. |
| TMS | Input | Boundary Scan Mode Select. |
| PWRDWN_B | Input (unsupported) | Active Low power-down pin (unsupported). <i>Driving this pin Low can adversely affect device operation and configuration.</i> PWRDWN_B is internally pulled High, which is its default state. It does not require an external pull-up. |
| Other Pins | | |
| DXN, DXP | N/A | Temperature-sensing diode pins (Anode: DXP, Cathode: DXN). |
| V _{BATT} | Input | Decryptor key memory backup supply. Connect V _{BATT} to V _{CCAUX} or GND if battery is not used. |
| RSVD | N/A | Reserved pin - do not connect. |
| V _{CCO} | Input | Power-supply pins for the output drivers (per bank). |
| V _{CCAUX} | Input | Power-supply pins for auxiliary circuits. |
| V _{CCINT} | Input | Power-supply pins for the internal core logic. |
| GND | Input | Ground. |

Notes:

- All dedicated pins (JTAG and configuration) are powered by V_{CCAUX} (independent of the bank V_{CCO} voltage).

Table 7: FG456/FGG456 BGA — XC2V250, XC2V500, and XC2V1000

| Bank | Pin Description | Pin Number | No Connect in XC2V250 | No Connect in XC2V500 |
|------|------------------------|------------|-----------------------|-----------------------|
| 5 | IO_L06P_5 | W6 | | |
| 5 | IO_L05N_5/VRP_5 | V7 | | |
| 5 | IO_L05P_5/VRN_5 | V6 | | |
| 5 | IO_L04N_5 | AB5 | | |
| 5 | IO_L04P_5/VREF_5 | AA5 | | |
| 5 | IO_L03N_5/D4/ALT_VRP_5 | Y5 | | |
| 5 | IO_L03P_5/D5/ALT_VRN_5 | W5 | | |
| 5 | IO_L02N_5/D6 | AB4 | | |
| 5 | IO_L02P_5/D7 | AA4 | | |
| 5 | IO_L01N_5/RDWR_B | Y4 | | |
| 5 | IO_L01P_5/CS_B | AA3 | | |
| | | | | |
| 6 | IO_L01P_6 | V5 | | |
| 6 | IO_L01N_6 | U5 | | |
| 6 | IO_L02P_6/VRN_6 | Y2 | | |
| 6 | IO_L02N_6/VRP_6 | Y1 | | |
| 6 | IO_L03P_6 | V4 | | |
| 6 | IO_L03N_6/VREF_6 | V3 | | |
| 6 | IO_L04P_6 | W2 | | |
| 6 | IO_L04N_6 | W1 | | |
| 6 | IO_L06P_6 | U4 | | |
| 6 | IO_L06N_6 | U3 | | |
| 6 | IO_L19P_6 | V2 | NC | NC |
| 6 | IO_L19N_6 | V1 | NC | NC |
| 6 | IO_L21P_6 | U2 | NC | NC |
| 6 | IO_L21N_6/VREF_6 | U1 | NC | NC |
| 6 | IO_L22P_6 | T5 | NC | NC |
| 6 | IO_L22N_6 | R5 | NC | NC |
| 6 | IO_L24P_6 | T4 | NC | NC |
| 6 | IO_L24N_6 | T3 | NC | NC |
| 6 | IO_L43P_6 | T2 | | |
| 6 | IO_L43N_6 | T1 | | |
| 6 | IO_L45P_6 | R4 | | |
| 6 | IO_L45N_6/VREF_6 | R3 | | |

Table 9: BG575/BGG575 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in XC2V1000 | No Connect in XC2V1500 |
|------|------------------------|------------|------------------------|------------------------|
| 5 | IO_L52N_5 | AA9 | | |
| 5 | IO_L52P_5 | Y9 | | |
| 5 | IO_L51N_5/VREF_5 | W9 | | |
| 5 | IO_L51P_5 | V9 | | |
| 5 | IO_L49N_5 | AD8 | | |
| 5 | IO_L49P_5 | AD6 | | |
| 5 | IO_L24N_5 | AC8 | | |
| 5 | IO_L24P_5 | AC7 | | |
| 5 | IO_L22N_5 | AB8 | | |
| 5 | IO_L22P_5 | AA8 | | |
| 5 | IO_L21N_5/VREF_5 | W8 | | |
| 5 | IO_L21P_5 | Y8 | | |
| 5 | IO_L19N_5 | AD5 | | |
| 5 | IO_L19P_5 | AD4 | | |
| 5 | IO_L06N_5 | AC6 | | |
| 5 | IO_L06P_5 | AC5 | | |
| 5 | IO_L05N_5/VRP_5 | AB7 | | |
| 5 | IO_L05P_5/VRN_5 | AA7 | | |
| 5 | IO_L04N_5 | AB5 | | |
| 5 | IO_L04P_5/VREF_5 | AA5 | | |
| 5 | IO_L03N_5/D4/ALT_VRP_5 | AA6 | | |
| 5 | IO_L03P_5/D5/ALT_VRN_5 | Y6 | | |
| 5 | IO_L02N_5/D6 | Y7 | | |
| 5 | IO_L02P_5/D7 | W7 | | |
| 5 | IO_L01N_5/RDWR_B | V8 | | |
| 5 | IO_L01P_5/CS_B | U9 | | |
| | | | | |
| 6 | IO_L01P_6 | AB2 | | |
| 6 | IO_L01N_6 | AB1 | | |
| 6 | IO_L02P_6/VRN_6 | AA3 | | |
| 6 | IO_L02N_6/VRP_6 | AA2 | | |
| 6 | IO_L03P_6 | Y4 | | |
| 6 | IO_L03N_6/VREF_6 | Y3 | | |
| 6 | IO_L04P_6 | W4 | | |
| 6 | IO_L04N_6 | W5 | | |
| 6 | IO_L06P_6 | V5 | | |

Table 10: BG728 BGA — XC2V3000

| Bank | Pin Description | Pin Number |
|------|------------------------------------|------------|
| 3 | IO_L19N_3 | AB26 |
| 3 | IO_L19P_3 | AB25 |
| 3 | IO_L06N_3 | AB24 |
| 3 | IO_L06P_3 | AB23 |
| 3 | IO_L04N_3 | AC27 |
| 3 | IO_L04P_3 | AC26 |
| 3 | IO_L03N_3/VREF_3 | AC25 |
| 3 | IO_L03P_3 | AC24 |
| 3 | IO_L02N_3/VRP_3 | AD27 |
| 3 | IO_L02P_3/VRN_3 | AE27 |
| 3 | IO_L01N_3 | AD26 |
| 3 | IO_L01P_3 | AD25 |
| | | |
| 4 | IO_L01N_4/BUSY/DOUT ⁽¹⁾ | AF25 |
| 4 | IO_L01P_4/INIT_B | AG25 |
| 4 | IO_L02N_4/D0/DIN ⁽¹⁾ | AF24 |
| 4 | IO_L02P_4/D1 | AG24 |
| 4 | IO_L03N_4/D2/ALT_VRP_4 | AD23 |
| 4 | IO_L03P_4/D3/ALT_VRN_4 | AE23 |
| 4 | IO_L04N_4/VREF_4 | AF23 |
| 4 | IO_L04P_4 | AG23 |
| 4 | IO_L05N_4/VRP_4 | AD22 |
| 4 | IO_L05P_4/VRN_4 | AE22 |
| 4 | IO_L06N_4 | AF22 |
| 4 | IO_L06P_4 | AG22 |
| 4 | IO_L19N_4 | AC21 |
| 4 | IO_L19P_4 | AB21 |
| 4 | IO_L21N_4 | AE21 |
| 4 | IO_L21P_4/VREF_4 | AE20 |
| 4 | IO_L22N_4 | AF21 |
| 4 | IO_L22P_4 | AG21 |
| 4 | IO_L24N_4 | AB20 |
| 4 | IO_L24P_4 | AA20 |
| 4 | IO_L25N_4 | AC20 |
| 4 | IO_L25P_4 | AD20 |
| 4 | IO_L27N_4 | AG20 |

Table 10: BG728 BGA — XC2V3000

| Bank | Pin Description | Pin Number |
|------|------------------|------------|
| 7 | IO_L78P_7 | N6 |
| 7 | IO_L78N_7 | N7 |
| 7 | IO_L76P_7 | N9 |
| 7 | IO_L76N_7 | N8 |
| 7 | IO_L75P_7/VREF_7 | N5 |
| 7 | IO_L75N_7 | M6 |
| 7 | IO_L73P_7 | M1 |
| 7 | IO_L73N_7 | M2 |
| 7 | IO_L72P_7 | M4 |
| 7 | IO_L72N_7 | M5 |
| 7 | IO_L70P_7 | M8 |
| 7 | IO_L70N_7 | M9 |
| 7 | IO_L69P_7/VREF_7 | L1 |
| 7 | IO_L69N_7 | L2 |
| 7 | IO_L67P_7 | L3 |
| 7 | IO_L67N_7 | L4 |
| 7 | IO_L54P_7 | K1 |
| 7 | IO_L54N_7 | K2 |
| 7 | IO_L52P_7 | K4 |
| 7 | IO_L52N_7 | K5 |
| 7 | IO_L51P_7/VREF_7 | L6 |
| 7 | IO_L51N_7 | L7 |
| 7 | IO_L49P_7 | K6 |
| 7 | IO_L49N_7 | K7 |
| 7 | IO_L48P_7 | L8 |
| 7 | IO_L48N_7 | K8 |
| 7 | IO_L46P_7 | J1 |
| 7 | IO_L46N_7 | H1 |
| 7 | IO_L45P_7/VREF_7 | J2 |
| 7 | IO_L45N_7 | J3 |
| 7 | IO_L43P_7 | K3 |
| 7 | IO_L43N_7 | J4 |
| 7 | IO_L30P_7 | H3 |
| 7 | IO_L30N_7 | H4 |
| 7 | IO_L28P_7 | J5 |
| 7 | IO_L28N_7 | J6 |

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V3000 |
|------|-----------------|------------|----------------------------|
| 5 | VCCO_5 | AP19 | |
| 5 | VCCO_5 | AL28 | |
| 5 | VCCO_5 | AK20 | |
| 5 | VCCO_5 | AD23 | |
| 5 | VCCO_5 | AD22 | |
| 5 | VCCO_5 | AD21 | |
| 5 | VCCO_5 | AD20 | |
| 5 | VCCO_5 | AC22 | |
| 5 | VCCO_5 | AC21 | |
| 5 | VCCO_5 | AC20 | |
| 5 | VCCO_5 | AC19 | |
| 5 | VCCO_5 | AC18 | |
| 6 | VCCO_6 | AH31 | |
| 6 | VCCO_6 | AE34 | |
| 6 | VCCO_6 | AC24 | |
| 6 | VCCO_6 | AB24 | |
| 6 | VCCO_6 | AB23 | |
| 6 | VCCO_6 | AA24 | |
| 6 | VCCO_6 | AA23 | |
| 6 | VCCO_6 | Y30 | |
| 6 | VCCO_6 | Y24 | |
| 6 | VCCO_6 | Y23 | |
| 6 | VCCO_6 | W34 | |
| 6 | VCCO_6 | W23 | |
| 6 | VCCO_6 | V23 | |
| 7 | VCCO_7 | U23 | |
| 7 | VCCO_7 | T34 | |
| 7 | VCCO_7 | T23 | |
| 7 | VCCO_7 | R30 | |
| 7 | VCCO_7 | R24 | |
| 7 | VCCO_7 | R23 | |
| 7 | VCCO_7 | P24 | |
| 7 | VCCO_7 | P23 | |
| 7 | VCCO_7 | N24 | |
| 7 | VCCO_7 | N23 | |
| 7 | VCCO_7 | M24 | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 0 | IO_L52P_0 | A30 | | |
| 0 | IO_L53N_0 | G26 | | |
| 0 | IO_L53P_0 | G25 | | |
| 0 | IO_L54N_0 | D26 | | |
| 0 | IO_L54P_0 | D27 | | |
| 0 | IO_L55N_0 | B27 | | |
| 0 | IO_L55P_0 | B28 | | |
| 0 | IO_L56N_0 | H25 | | |
| 0 | IO_L56P_0 | H24 | | |
| 0 | IO_L57N_0 | F25 | | |
| 0 | IO_L57P_0/VREF_0 | F26 | | |
| 0 | IO_L58N_0 | A27 | | |
| 0 | IO_L58P_0 | A28 | | |
| 0 | IO_L59N_0 | K24 | | |
| 0 | IO_L59P_0 | K23 | | |
| 0 | IO_L60N_0 | E24 | | |
| 0 | IO_L60P_0 | E25 | | |
| 0 | IO_L67N_0 | C26 | | |
| 0 | IO_L67P_0 | C27 | | |
| 0 | IO_L68N_0 | J24 | | |
| 0 | IO_L68P_0 | J23 | | |
| 0 | IO_L69N_0 | D24 | | |
| 0 | IO_L69P_0/VREF_0 | D25 | | |
| 0 | IO_L70N_0 | A25 | | |
| 0 | IO_L70P_0 | A26 | | |
| 0 | IO_L71N_0 | M22 | | |
| 0 | IO_L71P_0 | M21 | | |
| 0 | IO_L72N_0 | G23 | | |
| 0 | IO_L72P_0 | G24 | | |
| 0 | IO_L73N_0 | B25 | | |
| 0 | IO_L73P_0 | C25 | | |
| 0 | IO_L74N_0 | L22 | | |
| 0 | IO_L74P_0 | L21 | | |
| 0 | IO_L75N_0 | F23 | | |
| 0 | IO_L75P_0/VREF_0 | F24 | | |
| 0 | IO_L76N_0 | C23 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 1 | IO_L69N_1/VREF_1 | E15 | | |
| 1 | IO_L69P_1 | E16 | | |
| 1 | IO_L68N_1 | K17 | | |
| 1 | IO_L68P_1 | K16 | | |
| 1 | IO_L67N_1 | C15 | | |
| 1 | IO_L67P_1 | B15 | | |
| 1 | IO_L60N_1 | F15 | | |
| 1 | IO_L60P_1 | F16 | | |
| 1 | IO_L59N_1 | H16 | | |
| 1 | IO_L59P_1 | H15 | | |
| 1 | IO_L58N_1 | C13 | | |
| 1 | IO_L58P_1 | C14 | | |
| 1 | IO_L57N_1/VREF_1 | D13 | | |
| 1 | IO_L57P_1 | D14 | | |
| 1 | IO_L56N_1 | M17 | | |
| 1 | IO_L56P_1 | M16 | | |
| 1 | IO_L55N_1 | A12 | | |
| 1 | IO_L55P_1 | A13 | | |
| 1 | IO_L54N_1 | B12 | | |
| 1 | IO_L54P_1 | B13 | | |
| 1 | IO_L53N_1 | G15 | | |
| 1 | IO_L53P_1 | G14 | | |
| 1 | IO_L52N_1 | C11 | | |
| 1 | IO_L52P_1 | C12 | | |
| 1 | IO_L51N_1/VREF_1 | F13 | | |
| 1 | IO_L51P_1 | F14 | | |
| 1 | IO_L50N_1 | L16 | | |
| 1 | IO_L50P_1 | L15 | | |
| 1 | IO_L49N_1 | A10 | | |
| 1 | IO_L49P_1 | A11 | | |
| 1 | IO_L36N_1 | E12 | NC | |
| 1 | IO_L36P_1 | E13 | NC | |
| 1 | IO_L35N_1 | K15 | NC | |
| 1 | IO_L35P_1 | J14 | NC | |
| 1 | IO_L34N_1 | B9 | NC | |
| 1 | IO_L34P_1 | B10 | NC | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 2 | IO_L33P_2/VREF_2 | J4 | NC | |
| 2 | IO_L34N_2 | K2 | NC | |
| 2 | IO_L34P_2 | J2 | NC | |
| 2 | IO_L35N_2 | P12 | NC | |
| 2 | IO_L35P_2 | R12 | NC | |
| 2 | IO_L36N_2 | M6 | NC | |
| 2 | IO_L36P_2 | L6 | NC | |
| 2 | IO_L43N_2 | L3 | | |
| 2 | IO_L43P_2 | K3 | | |
| 2 | IO_L44N_2 | N9 | | |
| 2 | IO_L44P_2 | P9 | | |
| 2 | IO_L45N_2 | M4 | | |
| 2 | IO_L45P_2/VREF_2 | L4 | | |
| 2 | IO_L46N_2 | L1 | | |
| 2 | IO_L46P_2 | K1 | | |
| 2 | IO_L47N_2 | P10 | | |
| 2 | IO_L47P_2 | R10 | | |
| 2 | IO_L48N_2 | N5 | | |
| 2 | IO_L48P_2 | M5 | | |
| 2 | IO_L49N_2 | N3 | | |
| 2 | IO_L49P_2 | M3 | | |
| 2 | IO_L50N_2 | N8 | | |
| 2 | IO_L50P_2 | P8 | | |
| 2 | IO_L51N_2 | T11 | | |
| 2 | IO_L51P_2/VREF_2 | R11 | | |
| 2 | IO_L52N_2 | N2 | | |
| 2 | IO_L52P_2 | M2 | | |
| 2 | IO_L53N_2 | T12 | | |
| 2 | IO_L53P_2 | U12 | | |
| 2 | IO_L54N_2 | P6 | | |
| 2 | IO_L54P_2 | N6 | | |
| 2 | IO_L55N_2 | N1 | | |
| 2 | IO_L55P_2 | M1 | | |
| 2 | IO_L56N_2 | R8 | | |
| 2 | IO_L56P_2 | T8 | | |
| 2 | IO_L57N_2 | R7 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------------|------------|----------------------------|----------------------------|
| 5 | IO_L25N_5 | AV33 | | |
| 5 | IO_L25P_5 | AV32 | | |
| 5 | IO_L24N_5 | AR31 | | |
| 5 | IO_L24P_5 | AR30 | | |
| 5 | IO_L23N_5 | AL27 | | |
| 5 | IO_L23P_5 | AL28 | | |
| 5 | IO_L22N_5 | AW34 | | |
| 5 | IO_L22P_5 | AW33 | | |
| 5 | IO_L21N_5/VREF_5 | AN30 | | |
| 5 | IO_L21P_5 | AP30 | | |
| 5 | IO_L20N_5 | AM28 | | |
| 5 | IO_L20P_5 | AM29 | | |
| 5 | IO_L19N_5 | AU33 | | |
| 5 | IO_L19P_5 | AU32 | | |
| 5 | IO_L12N_5 | AT33 | NC | |
| 5 | IO_L12P_5 | AT32 | NC | |
| 5 | IO_L11N_5 | AK27 | NC | |
| 5 | IO_L11P_5 | AK28 | NC | |
| 5 | IO_L10N_5 | AV35 | NC | |
| 5 | IO_L10P_5 | AV34 | NC | |
| 5 | IO_L09N_5/VREF_5 | AP32 | NC | |
| 5 | IO_L09P_5 | AP31 | NC | |
| 5 | IO_L08N_5 | AL29 | NC | |
| 5 | IO_L08P_5 | AK29 | NC | |
| 5 | IO_L07N_5 | AW36 | NC | |
| 5 | IO_L07P_5 | AW35 | NC | |
| 5 | IO_L06N_5 | AR33 | | |
| 5 | IO_L06P_5 | AR32 | | |
| 5 | IO_L05N_5/VRP_5 | AM30 | | |
| 5 | IO_L05P_5/VRN_5 | AL30 | | |
| 5 | IO_L04N_5 | AU35 | | |
| 5 | IO_L04P_5/VREF_5 | AU34 | | |
| 5 | IO_L03N_5/D4/ALT_VRP_5 | AR34 | | |
| 5 | IO_L03P_5/D5/ALT_VRN_5 | AT34 | | |
| 5 | IO_L02N_5/D6 | AN31 | | |
| 5 | IO_L02P_5/D7 | AM31 | | |

FF1517 Flip-Chip Fine-Pitch BGA Package Specifications (1.00mm pitch)




Figure 9: FF1517 Flip-Chip Fine-Pitch BGA Package Specifications

Table 14: BF957 — XC2V2000, XC2V3000, XC2V4000, and XC2V6000

| Bank | Pin Description | Pin Number | No Connect in XC2V2000 |
|------|------------------|------------|------------------------|
| 1 | IO_L21P_1 | A4 | |
| 1 | IO_L20N_1 | G10 | |
| 1 | IO_L20P_1 | G9 | |
| 1 | IO_L19N_1 | B6 | |
| 1 | IO_L19P_1 | C5 | |
| 1 | IO_L06N_1 | C6 | |
| 1 | IO_L06P_1 | D6 | |
| 1 | IO_L05N_1 | H9 | |
| 1 | IO_L05P_1 | G8 | |
| 1 | IO_L04N_1 | D7 | |
| 1 | IO_L04P_1/VREF_1 | E6 | |
| 1 | IO_L03N_1/VRP_1 | E8 | |
| 1 | IO_L03P_1/VRN_1 | E7 | |
| 1 | IO_L02N_1 | F8 | |
| 1 | IO_L02P_1 | F7 | |
| 1 | IO_L01N_1 | B5 | |
| 1 | IO_L01P_1 | B3 | |
| | | | |
| 2 | IO_L01N_2 | F5 | |
| 2 | IO_L01P_2 | G4 | |
| 2 | IO_L02N_2/VRP_2 | G6 | |
| 2 | IO_L02P_2/VRN_2 | H6 | |
| 2 | IO_L03N_2 | D3 | |
| 2 | IO_L03P_2/VREF_2 | E4 | |
| 2 | IO_L04N_2 | K10 | |
| 2 | IO_L04P_2 | K9 | |
| 2 | IO_L05N_2 | D2 | |
| 2 | IO_L05P_2 | E3 | |
| 2 | IO_L06N_2 | F4 | |
| 2 | IO_L06P_2 | F3 | |
| 2 | IO_L19N_2 | L10 | |
| 2 | IO_L19P_2 | M10 | |
| 2 | IO_L20N_2 | H7 | |
| 2 | IO_L20P_2 | J8 | |
| 2 | IO_L21N_2 | D1 | |
| 2 | IO_L21P_2/VREF_2 | E1 | |
| 2 | IO_L22N_2 | G5 | |
| 2 | IO_L22P_2 | H5 | |

Table 14: BF957 — XC2V2000, XC2V3000, XC2V4000, and XC2V6000

| Bank | Pin Description | Pin Number | No Connect in XC2V2000 |
|------|------------------|------------|------------------------|
| 2 | IO_L70N_2 | K1 | |
| 2 | IO_L70P_2 | L1 | |
| 2 | IO_L71N_2 | N9 | |
| 2 | IO_L71P_2 | P9 | |
| 2 | IO_L72N_2 | N5 | |
| 2 | IO_L72P_2 | P5 | |
| 2 | IO_L73N_2 | M3 | |
| 2 | IO_L73P_2 | N3 | |
| 2 | IO_L74N_2 | R8 | |
| 2 | IO_L74P_2 | R9 | |
| 2 | IO_L75N_2 | M2 | |
| 2 | IO_L75P_2/VREF_2 | N2 | |
| 2 | IO_L76N_2 | M1 | |
| 2 | IO_L76P_2 | N1 | |
| 2 | IO_L77N_2 | P7 | |
| 2 | IO_L77P_2 | R7 | |
| 2 | IO_L78N_2 | N4 | |
| 2 | IO_L78P_2 | P4 | |
| 2 | IO_L91N_2 | T8 | |
| 2 | IO_L91P_2 | T9 | |
| 2 | IO_L92N_2 | P6 | |
| 2 | IO_L92P_2 | R6 | |
| 2 | IO_L93N_2 | P2 | |
| 2 | IO_L93P_2/VREF_2 | R2 | |
| 2 | IO_L94N_2 | R5 | |
| 2 | IO_L94P_2 | T5 | |
| 2 | IO_L95N_2 | P1 | |
| 2 | IO_L95P_2 | R1 | |
| 2 | IO_L96N_2 | R4 | |
| 2 | IO_L96P_2 | R3 | |
| | | | |
| 3 | IO_L96N_3 | T6 | |
| 3 | IO_L96P_3 | U5 | |
| 3 | IO_L95N_3 | U6 | |
| 3 | IO_L95P_3 | V6 | |
| 3 | IO_L94N_3 | T3 | |
| 3 | IO_L94P_3 | U3 | |
| 3 | IO_L93N_3/VREF_3 | U1 | |