

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 3584 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 1769472 |
| Number of I/O | 484 |
| Number of Gates | 3000000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 676-BGA |
| Supplier Device Package | 676-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc2v3000-5fg676i |

Configurable Logic Blocks (CLBs)

The Virtex-II configurable logic blocks (CLB) are organized in an array and are used to build combinatorial and synchronous logic designs. Each CLB element is tied to a switch matrix to access the general routing matrix, as shown in [Figure 14](#). A CLB element comprises 4 similar slices, with fast local feedback within the CLB. The four slices are split in two columns of two slices with two independent carry logic chains and one common shift chain.




[Figure 14: Virtex-II CLB Element](#)

Slice Description

Each slice includes two 4-input function generators, carry logic, arithmetic logic gates, wide function multiplexers and two storage elements. As shown in [Figure 15](#), each 4-input function generator is programmable as a 4-input LUT, 16 bits of distributed SelectRAM memory, or a 16-bit variable-tap shift register element.

The output from the function generator in each slice drives both the slice output and the D input of the storage element. [Figure 16](#) shows a more detailed view of a single slice.



[Figure 15: Virtex-II Slice Configuration](#)

Configurations

Look-Up Table

Virtex-II function generators are implemented as 4-input look-up tables (LUTs). Four independent inputs are provided to each of the two function generators in a slice (F and G). These function generators are each capable of implementing any arbitrarily defined boolean function of four inputs. The propagation delay is therefore independent of the function implemented. Signals from the function generators can exit the slice (X or Y output), can input the XOR dedicated gate (see arithmetic logic), or input the carry-logic multiplexer (see fast look-ahead carry logic), or feed the D input of the storage element, or go to the MUXF5 (not shown in [Figure 16](#)).

In addition to the basic LUTs, the Virtex-II slice contains logic (MUXF5 and MUXFX multiplexers) that combines function generators to provide any function of five, six, seven, or eight inputs. The MUXFX are either MUXF6, MUXF7 or MUXF8 according to the slice considered in the CLB. Selected functions up to nine inputs (MUXF5 multiplexer) can be implemented in one slice. The MUXFX can also be a MUXF6, MUXF7, or MUXF8 multiplexers to map any functions of six, seven, or eight inputs and selected wide logic functions.

Register/Latch

The storage elements in a Virtex-II slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D input can be directly driven by the X or Y output via the DX or DY input, or by the slice inputs bypassing the function generators via the BX or BY input. The clock enable signal (CE) is active High by default. If left unconnected, the clock enable for that storage element defaults to the active state.

In addition to clock (CK) and clock enable (CE) signals, each slice has set and reset signals (SR and BY slice inputs). SR forces the storage element into the state specified by the attribute SRHIGH or SRLOW. SRHIGH forces a logic “1” when SR is asserted. SRLOW forces a logic “0”. When SR is used, a second input (BY) forces the storage element into the opposite state. The reset condition is predominant over the set condition. (See [Figure 17](#).)

The initial state after configuration or global initial state is defined by a separate INIT0 and INIT1 attribute. By default, setting the SRLOW attribute sets INIT0, and setting the SRHIGH attribute sets INIT1. For each slice, set and reset can be set to be synchronous or asynchronous. Virtex-II devices also have the ability to set INIT0 and INIT1 independent of SRHIGH and SRLOW.

The control signals clock (CLK), clock enable (CE) and set/reset (SR) are common to both storage elements in one slice. All of the control signals have independent polarity. Any inverter placed on a control input is automatically absorbed.

Table 5: Minimum Power On Current Required for Virtex-II Devices

| | Device (mA) | | | | | | | |
|-----------------------|-------------------------------------|----------|----------|----------|----------|----------|----------|----------|
| | XC2V40, XC2V80, XC2V250, XC2V500 | XC2V1000 | XC2V1500 | XC2V2000 | XC2V3000 | XC2V4000 | XC2V6000 | XC2V8000 |
| I _{CCINTMIN} | 200 | 250 | 350 | 400 | 500 | 650 | 800 | 1100 |
| I _{CCAUXMIN} | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 |
| I _{CCOMIN} | 50 | 50 | 100 | 100 | 100 | 100 | 100 | 100 |

Notes:

- Values specified for power on current parameters are Commercial Grade. For Industrial Grade values, multiply Commercial Grade values by 1.25.
- I_{CCOMIN} values listed here apply to the entire device (all banks).

General Power Supply Requirements

Proper decoupling of all FPGA power supplies is essential. Consult Xilinx Application Note [XAPP623](#) for detailed information on power distribution system design.

V_{CCAUX} powers critical resources in the FPGA. Thus, V_{CCAUX} is especially susceptible to power supply noise.

Changes in V_{CCAUX} voltage outside of 200 mV peak to peak should take place at a rate no faster than 10 mV per millisecond. Techniques to help reduce jitter and period distor-

tion are provided in Xilinx Answer Record 13756, available at [www.support.xilinx.com](#).

V_{CCAUX} can share a power plane with 3.3V V_{CCO}, but only if V_{CCO} does not have excessive noise. Using simultaneously switching output (SSO) limits are essential for keeping power supply noise to a minimum. Refer to [XAPP689](#), "Managing Ground Bounce in Large FPGAs," to determine the number of simultaneously switching outputs allowed per bank at the package level.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are cho-

sen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.


Table 6: DC Input and Output Levels

| Input/Output | V _{IL} | | V _{IH} | | V _{OL} | V _{OH} | I _{OL} | I _{OH} |
|----------------------|-----------------|-------------------------|-------------------------|------------------------|----------------------|------------------------|-----------------|-----------------|
| | Standard | V, Min | V, Max | V, Min | V, Max | V, Max | mA | mA |
| LVTTL ⁽¹⁾ | -0.5 | 0.8 | 2.0 | 3.6 | 0.4 | 2.4 | 24 | -24 |
| LVCMOS33 | -0.5 | 0.8 | 2.0 | 3.6 | 0.4 | V _{CCO} - 0.4 | 24 | -24 |
| LVCMOS25 | -0.5 | 0.7 | 1.7 | 2.7 | 0.4 | V _{CCO} - 0.4 | 24 | -24 |
| LVCMOS18 | -0.5 | 35% V _{CCO} | 65% V _{CCO} | 1.95 | 0.4 | V _{CCO} - 0.4 | 16 | -16 |
| LVCMOS15 | -0.5 | 35% V _{CCO} | 65% V _{CCO} | 1.7 | 0.4 | V _{CCO} - 0.4 | 16 | -16 |
| PCI33_3 | -0.5 | 30% V _{CCO} | 50% V _{CCO} | V _{CCO} + 0.5 | 10% V _{CCO} | 90% V _{CCO} | Note 2 | Note 2 |
| PCI66_3 | -0.5 | 30% V _{CCO} | 50% V _{CCO} | V _{CCO} + 0.5 | 10% V _{CCO} | 90% V _{CCO} | Note 2 | Note 2 |
| PCI-X | -0.5 | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 |
| GTLP | -0.5 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.5 | 0.6 | n/a | 36 | n/a |
| GTL | -0.5 | V _{REF} - 0.05 | V _{REF} + 0.05 | V _{CCO} + 0.5 | 0.4 | n/a | 40 | n/a |
| HSTL I | -0.5 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.5 | 0.4 | V _{CCO} - 0.4 | 8 | -8 |
| HSTL II | -0.5 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.5 | 0.4 | V _{CCO} - 0.4 | 16 | -16 |
| HSTL III | -0.5 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.5 | 0.4 | V _{CCO} - 0.4 | 24 | -8 |
| HSTL IV | -0.5 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.5 | 0.4 | V _{CCO} - 0.4 | 48 | -8 |

Table 27: Enhanced Pipelined Multiplier Switching Characteristics

| Description | Symbol | Speed Grade | | | Units |
|--|-------------------------------------|-------------|-----------|-----------|---------|
| | | -6 | -5 | -4 | |
| Setup and Hold Times Before/After Clock | | | | | |
| Data Inputs | $T_{MULIDCK}/T_{MULCKID}$ | 3.00/0.00 | 3.45/0.00 | 3.89/0.00 | ns, Max |
| Clock Enable | $T_{MULIDCK_CE}/T_{MULCKID_CE}$ | 0.72/0.00 | 0.80/0.00 | 0.86/0.00 | ns, Max |
| Reset | $T_{MULIDCK_RST}/T_{MULCKID_RST}$ | 0.72/0.00 | 0.80/0.00 | 0.86/0.00 | ns, Max |
| Clock to Output Pin | | | | | |
| Clock to Pin 35 | $T_{MULTCK1_P35}$ | 3.05 | 3.25 | 3.74 | ns, Max |
| Clock to Pin 34 | $T_{MULTCK1_P34}$ | 2.95 | 3.14 | 3.61 | ns, Max |
| Clock to Pin 33 | $T_{MULTCK1_P33}$ | 2.85 | 3.04 | 3.49 | ns, Max |
| Clock to Pin 32 | $T_{MULTCK1_P32}$ | 2.76 | 2.93 | 3.37 | ns, Max |
| Clock to Pin 31 | $T_{MULTCK1_P31}$ | 2.66 | 2.82 | 3.25 | ns, Max |
| Clock to Pin 30 | $T_{MULTCK1_P30}$ | 2.56 | 2.72 | 3.12 | ns, Max |
| Clock to Pin 29 | $T_{MULTCK1_P29}$ | 2.47 | 2.61 | 3.00 | ns, Max |
| Clock to Pin 28 | $T_{MULTCK1_P28}$ | 2.37 | 2.50 | 2.88 | ns, Max |
| Clock to Pin 27 | $T_{MULTCK1_P27}$ | 2.27 | 2.40 | 2.75 | ns, Max |
| Clock to Pin 26 | $T_{MULTCK1_P26}$ | 2.17 | 2.29 | 2.63 | ns, Max |
| Clock to Pin 25 | $T_{MULTCK1_P25}$ | 2.08 | 2.18 | 2.51 | ns, Max |
| Clock to Pin 24 | $T_{MULTCK1_P24}$ | 1.98 | 2.07 | 2.38 | ns, Max |
| Clock to Pin 23 | $T_{MULTCK1_P23}$ | 1.88 | 1.97 | 2.26 | ns, Max |
| Clock to Pin 22 | $T_{MULTCK1_P22}$ | 1.79 | 1.86 | 2.14 | ns, Max |
| Clock to Pin 21 | $T_{MULTCK1_P21}$ | 1.69 | 1.75 | 2.02 | ns, Max |
| Clock to Pin 20 | $T_{MULTCK1_P20}$ | 1.59 | 1.65 | 1.89 | ns, Max |
| Clock to Pin 19 | $T_{MULTCK1_P19}$ | 1.50 | 1.54 | 1.77 | ns, Max |
| Clock to Pin 18 | $T_{MULTCK1_P18}$ | 1.40 | 1.43 | 1.65 | ns, Max |
| Clock to Pin 17 | $T_{MULTCK1_P17}$ | 1.30 | 1.33 | 1.52 | ns, Max |
| Clock to Pin 16 | $T_{MULTCK1_P16}$ | 1.20 | 1.22 | 1.40 | ns, Max |
| Clock to Pin 15 | $T_{MULTCK1_P15}$ | 1.11 | 1.11 | 1.28 | ns, Max |
| Clock to Pin 14 | $T_{MULTCK1_P14}$ | 1.01 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 13 | $T_{MULTCK1_P13}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 12 | $T_{MULTCK1_P12}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 11 | $T_{MULTCK1_P11}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 10 | $T_{MULTCK1_P10}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 9 | $T_{MULTCK1_P9}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 8 | $T_{MULTCK1_P8}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 7 | $T_{MULTCK1_P7}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 6 | $T_{MULTCK1_P6}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 5 | $T_{MULTCK1_P5}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 4 | $T_{MULTCK1_P4}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 3 | $T_{MULTCK1_P3}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 2 | $T_{MULTCK1_P2}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 1 | $T_{MULTCK1_P1}$ | 0.91 | 1.00 | 1.15 | ns, Max |
| Clock to Pin 0 | $T_{MULTCK1_P0}$ | 0.91 | 1.00 | 1.15 | ns, Max |

FG256/FGG256 Fine-Pitch BGA Package Specifications (1.00mm pitch)



256-BALL FINE PITCH BGA (FG256/FGG256)

Figure 2: FG256/FGG256 Fine-Pitch BGA Package Specifications

Table 8: FG676/FGG676 BGA — XC2V1500, XC2V2000, and XC2V3000

| Bank | Pin Description | Pin Number | No Connect in XC2V1500 | No Connect in XC2V2000 |
|------|------------------|------------|------------------------|------------------------|
| 0 | IO_L67P_0 | C10 | | |
| 0 | IO_L69N_0 | F10 | | |
| 0 | IO_L69P_0/VREF_0 | G10 | | |
| 0 | IO_L70N_0 | E10 | | |
| 0 | IO_L70P_0 | D10 | | |
| 0 | IO_L72N_0 | A10 | | |
| 0 | IO_L72P_0 | A11 | | |
| 0 | IO_L73N_0 | F11 | NC | |
| 0 | IO_L73P_0 | E11 | NC | |
| 0 | IO_L75N_0 | G11 | NC | |
| 0 | IO_L75P_0/VREF_0 | H11 | NC | |
| 0 | IO_L76N_0 | D11 | NC | |
| 0 | IO_L76P_0 | C11 | NC | |
| 0 | IO_L78N_0 | B11 | NC | |
| 0 | IO_L78P_0 | B12 | NC | |
| 0 | IO_L91N_0/VREF_0 | G12 | | |
| 0 | IO_L91P_0 | H12 | | |
| 0 | IO_L92N_0 | F12 | | |
| 0 | IO_L92P_0 | E12 | | |
| 0 | IO_L93N_0 | D12 | | |
| 0 | IO_L93P_0 | C12 | | |
| 0 | IO_L94N_0/VREF_0 | G13 | | |
| 0 | IO_L94P_0 | H13 | | |
| 0 | IO_L95N_0/GCLK7P | F13 | | |
| 0 | IO_L95P_0/GCLK6S | E13 | | |
| 0 | IO_L96N_0/GCLK5P | D13 | | |
| 0 | IO_L96P_0/GCLK4S | C13 | | |
| | | | | |
| 1 | IO_L96N_1/GCLK3P | H14 | | |
| 1 | IO_L96P_1/GCLK2S | H15 | | |
| 1 | IO_L95N_1/GCLK1P | G14 | | |
| 1 | IO_L95P_1/GCLK0S | F14 | | |
| 1 | IO_L94N_1 | E14 | | |
| 1 | IO_L94P_1/VREF_1 | D14 | | |
| 1 | IO_L93N_1 | A12 | | |
| 1 | IO_L93P_1 | A13 | | |
| 1 | IO_L92N_1 | A14 | | |

Table 10: BG728 BGA — XC2V3000

| Bank | Pin Description | Pin Number |
|------|------------------|------------|
| 1 | IO_L94N_1 | C15 |
| 1 | IO_L94P_1/VREF_1 | D15 |
| 1 | IO_L93N_1 | E15 |
| 1 | IO_L93P_1 | F15 |
| 1 | IO_L92N_1 | G15 |
| 1 | IO_L92P_1 | H15 |
| 1 | IO_L91N_1 | J15 |
| 1 | IO_L91P_1/VREF_1 | J16 |
| 1 | IO_L78N_1 | A16 |
| 1 | IO_L78P_1 | B16 |
| 1 | IO_L76N_1 | D16 |
| 1 | IO_L76P_1 | E16 |
| 1 | IO_L75N_1/VREF_1 | F16 |
| 1 | IO_L75P_1 | F17 |
| 1 | IO_L73N_1 | H16 |
| 1 | IO_L73P_1 | H17 |
| 1 | IO_L72N_1 | A17 |
| 1 | IO_L72P_1 | B17 |
| 1 | IO_L70N_1 | C17 |
| 1 | IO_L70P_1 | D17 |
| 1 | IO_L69N_1/VREF_1 | G18 |
| 1 | IO_L69P_1 | G17 |
| 1 | IO_L67N_1 | A18 |
| 1 | IO_L67P_1 | B18 |
| 1 | IO_L54N_1 | C18 |
| 1 | IO_L54P_1 | D18 |
| 1 | IO_L52N_1 | E18 |
| 1 | IO_L52P_1 | F18 |
| 1 | IO_L51N_1/VREF_1 | H19 |
| 1 | IO_L51P_1 | H18 |
| 1 | IO_L49N_1 | A19 |
| 1 | IO_L49P_1 | A20 |
| 1 | IO_L30N_1 | B19 |
| 1 | IO_L30P_1 | C19 |
| 1 | IO_L28N_1 | D19 |
| 1 | IO_L28P_1 | E19 |

Table 10: BG728 BGA — XC2V3000

| Bank | Pin Description | Pin Number |
|------|------------------------------------|------------|
| 3 | IO_L19N_3 | AB26 |
| 3 | IO_L19P_3 | AB25 |
| 3 | IO_L06N_3 | AB24 |
| 3 | IO_L06P_3 | AB23 |
| 3 | IO_L04N_3 | AC27 |
| 3 | IO_L04P_3 | AC26 |
| 3 | IO_L03N_3/VREF_3 | AC25 |
| 3 | IO_L03P_3 | AC24 |
| 3 | IO_L02N_3/VRP_3 | AD27 |
| 3 | IO_L02P_3/VRN_3 | AE27 |
| 3 | IO_L01N_3 | AD26 |
| 3 | IO_L01P_3 | AD25 |
| | | |
| 4 | IO_L01N_4/BUSY/DOUT ⁽¹⁾ | AF25 |
| 4 | IO_L01P_4/INIT_B | AG25 |
| 4 | IO_L02N_4/D0/DIN ⁽¹⁾ | AF24 |
| 4 | IO_L02P_4/D1 | AG24 |
| 4 | IO_L03N_4/D2/ALT_VRP_4 | AD23 |
| 4 | IO_L03P_4/D3/ALT_VRN_4 | AE23 |
| 4 | IO_L04N_4/VREF_4 | AF23 |
| 4 | IO_L04P_4 | AG23 |
| 4 | IO_L05N_4/VRP_4 | AD22 |
| 4 | IO_L05P_4/VRN_4 | AE22 |
| 4 | IO_L06N_4 | AF22 |
| 4 | IO_L06P_4 | AG22 |
| 4 | IO_L19N_4 | AC21 |
| 4 | IO_L19P_4 | AB21 |
| 4 | IO_L21N_4 | AE21 |
| 4 | IO_L21P_4/VREF_4 | AE20 |
| 4 | IO_L22N_4 | AF21 |
| 4 | IO_L22P_4 | AG21 |
| 4 | IO_L24N_4 | AB20 |
| 4 | IO_L24P_4 | AA20 |
| 4 | IO_L25N_4 | AC20 |
| 4 | IO_L25P_4 | AD20 |
| 4 | IO_L27N_4 | AG20 |

Table 10: BG728 BGA — XC2V3000

| Bank | Pin Description | Pin Number |
|-------|------------------|------------|
| 7 | IO_L27P_7/VREF_7 | H5 |
| 7 | IO_L27N_7 | H6 |
| 7 | IO_L25P_7 | J7 |
| 7 | IO_L25N_7 | J8 |
| 7 | IO_L24P_7 | G1 |
| 7 | IO_L24N_7 | F1 |
| 7 | IO_L22P_7 | G2 |
| 7 | IO_L22N_7 | G3 |
| 7 | IO_L21P_7/VREF_7 | F2 |
| 7 | IO_L21N_7 | F3 |
| 7 | IO_L19P_7 | G5 |
| 7 | IO_L19N_7 | G6 |
| 7 | IO_L06P_7 | F4 |
| 7 | IO_L06N_7 | F5 |
| 7 | IO_L04P_7 | E1 |
| 7 | IO_L04N_7 | E2 |
| 7 | IO_L03P_7/VREF_7 | D1 |
| 7 | IO_L03N_7 | C1 |
| 7 | IO_L02P_7/VRN_7 | E3 |
| 7 | IO_L02N_7/VRP_7 | E4 |
| 7 | IO_L01P_7 | D2 |
| 7 | IO_L01N_7 | D3 |
| <hr/> | | |
| 0 | VCCO_0 | K13 |
| 0 | VCCO_0 | K12 |
| 0 | VCCO_0 | K11 |
| 0 | VCCO_0 | J11 |
| 0 | VCCO_0 | J10 |
| 0 | VCCO_0 | G12 |
| 0 | VCCO_0 | D7 |
| 0 | VCCO_0 | C12 |
| 1 | VCCO_1 | K17 |
| 1 | VCCO_1 | K16 |
| 1 | VCCO_1 | K15 |
| 1 | VCCO_1 | J18 |
| 1 | VCCO_1 | J17 |

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in the XC2V1000 | No Connect in the XC2V1500 |
|------|------------------|------------|----------------------------|----------------------------|
| 1 | IO_L68P_1 | G12 | NC | |
| 1 | IO_L67N_1 | A9 | NC | |
| 1 | IO_L67P_1 | A10 | NC | |
| 1 | IO_L54N_1 | E10 | | |
| 1 | IO_L54P_1 | E11 | | |
| 1 | IO_L53N_1 | H12 | | |
| 1 | IO_L53P_1 | H11 | | |
| 1 | IO_L52N_1 | D9 | | |
| 1 | IO_L52P_1 | D10 | | |
| 1 | IO_L51N_1/VREF_1 | C9 | | |
| 1 | IO_L51P_1 | C8 | | |
| 1 | IO_L50N_1 | F11 | | |
| 1 | IO_L50P_1 | F10 | | |
| 1 | IO_L49N_1 | B8 | | |
| 1 | IO_L49P_1 | B9 | | |
| 1 | IO_L24N_1 | E8 | | |
| 1 | IO_L24P_1 | E9 | | |
| 1 | IO_L23N_1 | G11 | | |
| 1 | IO_L23P_1 | H10 | | |
| 1 | IO_L22N_1 | B7 | | |
| 1 | IO_L22P_1 | A7 | | |
| 1 | IO_L21N_1/VREF_1 | D8 | | |
| 1 | IO_L21P_1 | E7 | | |
| 1 | IO_L20N_1 | G10 | | |
| 1 | IO_L20P_1 | G9 | | |
| 1 | IO_L19N_1 | A5 | | |
| 1 | IO_L19P_1 | A6 | | |
| 1 | IO_L06N_1 | C6 | | |
| 1 | IO_L06P_1 | C7 | | |
| 1 | IO_L05N_1 | F9 | | |
| 1 | IO_L05P_1 | G8 | | |
| 1 | IO_L04N_1 | B6 | | |
| 1 | IO_L04P_1/VREF_1 | C5 | | |
| 1 | IO_L03N_1/VRP_1 | D7 | | |
| 1 | IO_L03P_1/VRN_1 | D6 | | |
| 1 | IO_L02N_1 | F8 | | |
| 1 | IO_L02P_1 | F7 | | |

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in the XC2V1000 | No Connect in the XC2V1500 |
|------|------------------|------------|----------------------------|----------------------------|
| 2 | IO_L78P_2 | P5 | NC | NC |
| 2 | IO_L91N_2 | R2 | | |
| 2 | IO_L91P_2 | P2 | | |
| 2 | IO_L92N_2 | P8 | | |
| 2 | IO_L92P_2 | R8 | | |
| 2 | IO_L93N_2 | P4 | | |
| 2 | IO_L93P_2/VREF_2 | R4 | | |
| 2 | IO_L94N_2 | R1 | | |
| 2 | IO_L94P_2 | T2 | | |
| 2 | IO_L95N_2 | R7 | | |
| 2 | IO_L95P_2 | R6 | | |
| 2 | IO_L96N_2 | R3 | | |
| 2 | IO_L96P_2 | P3 | | |
| | | | | |
| 3 | IO_L96N_3 | T7 | | |
| 3 | IO_L96P_3 | T6 | | |
| 3 | IO_L95N_3 | U1 | | |
| 3 | IO_L95P_3 | V1 | | |
| 3 | IO_L94N_3 | T3 | | |
| 3 | IO_L94P_3 | U3 | | |
| 3 | IO_L93N_3/VREF_3 | T8 | | |
| 3 | IO_L93P_3 | U8 | | |
| 3 | IO_L92N_3 | U2 | | |
| 3 | IO_L92P_3 | V2 | | |
| 3 | IO_L91N_3 | T4 | | |
| 3 | IO_L91P_3 | U4 | | |
| 3 | IO_L78N_3 | U9 | NC | NC |
| 3 | IO_L78P_3 | T9 | NC | NC |
| 3 | IO_L77N_3 | W1 | NC | NC |
| 3 | IO_L77P_3 | Y1 | NC | NC |
| 3 | IO_L76N_3 | T5 | NC | NC |
| 3 | IO_L76P_3 | U5 | NC | NC |
| 3 | IO_L75N_3/VREF_3 | U6 | NC | NC |
| 3 | IO_L75P_3 | V6 | NC | NC |
| 3 | IO_L74N_3 | W2 | NC | NC |
| 3 | IO_L74P_3 | Y2 | NC | NC |
| 3 | IO_L73N_3 | V4 | NC | NC |

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in the XC2V1000 | No Connect in the XC2V1500 |
|------|------------------|------------|----------------------------|----------------------------|
| 4 | IO_L19N_4 | AK6 | | |
| 4 | IO_L19P_4 | AK5 | | |
| 4 | IO_L20N_4 | AE9 | | |
| 4 | IO_L20P_4 | AE10 | | |
| 4 | IO_L21N_4 | AF7 | | |
| 4 | IO_L21P_4/VREF_4 | AF8 | | |
| 4 | IO_L22N_4 | AK7 | | |
| 4 | IO_L22P_4 | AJ6 | | |
| 4 | IO_L23N_4 | AD10 | | |
| 4 | IO_L23P_4 | AD11 | | |
| 4 | IO_L24N_4 | AG8 | | |
| 4 | IO_L24P_4 | AG7 | | |
| 4 | IO_L49N_4 | AJ8 | | |
| 4 | IO_L49P_4 | AJ7 | | |
| 4 | IO_L50N_4 | AE11 | | |
| 4 | IO_L50P_4 | AE12 | | |
| 4 | IO_L51N_4 | AG9 | | |
| 4 | IO_L51P_4/VREF_4 | AG10 | | |
| 4 | IO_L52N_4 | AK9 | | |
| 4 | IO_L52P_4 | AJ9 | | |
| 4 | IO_L53N_4 | AH8 | | |
| 4 | IO_L53P_4 | AH9 | | |
| 4 | IO_L54N_4 | AF11 | | |
| 4 | IO_L54P_4 | AF10 | | |
| 4 | IO_L67N_4 | AJ11 | NC | |
| 4 | IO_L67P_4 | AJ10 | NC | |
| 4 | IO_L68N_4 | AC12 | NC | |
| 4 | IO_L68P_4 | AC13 | NC | |
| 4 | IO_L69N_4 | AG11 | NC | |
| 4 | IO_L69P_4/VREF_4 | AG12 | NC | |
| 4 | IO_L70N_4 | AK11 | NC | |
| 4 | IO_L70P_4 | AK10 | NC | |
| 4 | IO_L71N_4 | AD12 | NC | |
| 4 | IO_L71P_4 | AD13 | NC | |
| 4 | IO_L72N_4 | AH12 | NC | |
| 4 | IO_L72P_4 | AH11 | NC | |
| 4 | IO_L73N_4 | AJ13 | NC | NC |

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in the XC2V1000 | No Connect in the XC2V1500 |
|------|-----------------|------------|----------------------------|----------------------------|
| NA | VBATT | A2 | | |
| NA | RSVD | E6 | | |
| | | | | |
| NA | VCCAUX | AK28 | | |
| NA | VCCAUX | AK16 | | |
| NA | VCCAUX | AK3 | | |
| NA | VCCAUX | T1 | | |
| NA | VCCAUX | R30 | | |
| NA | VCCAUX | A28 | | |
| NA | VCCAUX | A15 | | |
| NA | VCCAUX | A3 | | |
| NA | VCCINT | AB22 | | |
| NA | VCCINT | AB9 | | |
| NA | VCCINT | AA21 | | |
| NA | VCCINT | AA10 | | |
| NA | VCCINT | Y20 | | |
| NA | VCCINT | Y19 | | |
| NA | VCCINT | Y18 | | |
| NA | VCCINT | Y17 | | |
| NA | VCCINT | Y16 | | |
| NA | VCCINT | Y15 | | |
| NA | VCCINT | Y14 | | |
| NA | VCCINT | Y13 | | |
| NA | VCCINT | Y12 | | |
| NA | VCCINT | Y11 | | |
| NA | VCCINT | W20 | | |
| NA | VCCINT | W11 | | |
| NA | VCCINT | V20 | | |
| NA | VCCINT | V11 | | |
| NA | VCCINT | U20 | | |
| NA | VCCINT | U11 | | |
| NA | VCCINT | T20 | | |
| NA | VCCINT | T11 | | |
| NA | VCCINT | R20 | | |
| NA | VCCINT | R11 | | |
| NA | VCCINT | P20 | | |
| NA | VCCINT | P11 | | |

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V3000 |
|------|------------------|------------|----------------------------|
| 5 | IO_L79P_5 | AP21 | NC |
| 5 | IO_L78N_5 | AK22 | |
| 5 | IO_L78P_5 | AK21 | |
| 5 | IO_L77N_5 | AD18 | |
| 5 | IO_L77P_5 | AD19 | |
| 5 | IO_L76N_5 | AN22 | |
| 5 | IO_L76P_5 | AN21 | |
| 5 | IO_L75N_5/VREF_5 | AJ20 | |
| 5 | IO_L75P_5 | AH20 | |
| 5 | IO_L74N_5 | AG19 | |
| 5 | IO_L74P_5 | AG20 | |
| 5 | IO_L73N_5 | AP24 | |
| 5 | IO_L73P_5 | AP23 | |
| 5 | IO_L72N_5 | AL23 | |
| 5 | IO_L72P_5 | AL22 | |
| 5 | IO_L71N_5 | AF20 | |
| 5 | IO_L71P_5 | AF21 | |
| 5 | IO_L70N_5 | AM24 | |
| 5 | IO_L70P_5 | AM23 | |
| 5 | IO_L69N_5/VREF_5 | AJ21 | |
| 5 | IO_L69P_5 | AJ22 | |
| 5 | IO_L68N_5 | AJ24 | |
| 5 | IO_L68P_5 | AJ23 | |
| 5 | IO_L67N_5 | AN24 | |
| 5 | IO_L67P_5 | AN23 | |
| 5 | IO_L60N_5 | AN26 | NC |
| 5 | IO_L60P_5 | AN25 | NC |
| 5 | IO_L54N_5 | AL25 | |
| 5 | IO_L54P_5 | AL24 | |
| 5 | IO_L53N_5 | AE20 | |
| 5 | IO_L53P_5 | AE21 | |
| 5 | IO_L52N_5 | AN27 | |
| 5 | IO_L52P_5 | AP26 | |
| 5 | IO_L51N_5/VREF_5 | AP29 | |
| 5 | IO_L51P_5 | AP28 | |
| 5 | IO_L50N_5 | AG21 | |

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V3000 |
|------|------------------|------------|----------------------------|
| 6 | IO_L29P_6 | AF31 | |
| 6 | IO_L29N_6 | AG31 | |
| 6 | IO_L30P_6 | AF32 | |
| 6 | IO_L30N_6 | AG32 | |
| 6 | IO_L43P_6 | AC25 | |
| 6 | IO_L43N_6 | AB25 | |
| 6 | IO_L44P_6 | AJ33 | |
| 6 | IO_L44N_6 | AH33 | |
| 6 | IO_L45P_6 | AE31 | |
| 6 | IO_L45N_6/VREF_6 | AD32 | |
| 6 | IO_L46P_6 | AD27 | |
| 6 | IO_L46N_6 | AC27 | |
| 6 | IO_L47P_6 | AJ34 | |
| 6 | IO_L47N_6 | AH34 | |
| 6 | IO_L48P_6 | AE30 | |
| 6 | IO_L48N_6 | AD30 | |
| 6 | IO_L49P_6 | AC26 | |
| 6 | IO_L49N_6 | AB26 | |
| 6 | IO_L50P_6 | AD29 | |
| 6 | IO_L50N_6 | AC29 | |
| 6 | IO_L51P_6 | AF33 | |
| 6 | IO_L51N_6/VREF_6 | AG33 | |
| 6 | IO_L52P_6 | AC28 | |
| 6 | IO_L52N_6 | AB28 | |
| 6 | IO_L53P_6 | AF34 | |
| 6 | IO_L53N_6 | AE33 | |
| 6 | IO_L54P_6 | AB27 | |
| 6 | IO_L54N_6 | AA27 | |
| 6 | IO_L67P_6 | AA25 | |
| 6 | IO_L67N_6 | Y25 | |
| 6 | IO_L68P_6 | AD33 | |
| 6 | IO_L68N_6 | AC33 | |
| 6 | IO_L69P_6 | AC32 | |
| 6 | IO_L69N_6/VREF_6 | AB32 | |
| 6 | IO_L70P_6 | AA26 | |
| 6 | IO_L70N_6 | Y26 | |

FF1152 Flip-Chip Fine-Pitch BGA Package Specifications (1.00mm pitch)




Figure 8: FF1152 Flip-Chip Fine-Pitch BGA Package Specifications

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 7 | IO_L74P_7 | U31 | | |
| 7 | IO_L74N_7 | T31 | | |
| 7 | IO_L73P_7 | R38 | | |
| 7 | IO_L73N_7 | T38 | | |
| 7 | IO_L72P_7 | T33 | | |
| 7 | IO_L72N_7 | U33 | | |
| 7 | IO_L71P_7 | U30 | | |
| 7 | IO_L71N_7 | T30 | | |
| 7 | IO_L70P_7 | R37 | | |
| 7 | IO_L70N_7 | T37 | | |
| 7 | IO_L69P_7/VREF_7 | R36 | | |
| 7 | IO_L69N_7 | T36 | | |
| 7 | IO_L68P_7 | T32 | | |
| 7 | IO_L68N_7 | R32 | | |
| 7 | IO_L67P_7 | P39 | | |
| 7 | IO_L67N_7 | R39 | | |
| 7 | IO_L60P_7 | R35 | | |
| 7 | IO_L60N_7 | T35 | | |
| 7 | IO_L59P_7 | U28 | | |
| 7 | IO_L59N_7 | T28 | | |
| 7 | IO_L58P_7 | N37 | | |
| 7 | IO_L58N_7 | P37 | | |
| 7 | IO_L57P_7/VREF_7 | R34 | | |
| 7 | IO_L57N_7 | T34 | | |
| 7 | IO_L56P_7 | T29 | | |
| 7 | IO_L56N_7 | R29 | | |
| 7 | IO_L55P_7 | M39 | | |
| 7 | IO_L55N_7 | N39 | | |
| 7 | IO_L54P_7 | N36 | | |
| 7 | IO_L54N_7 | P36 | | |
| 7 | IO_L53P_7 | R30 | | |
| 7 | IO_L53N_7 | P30 | | |
| 7 | IO_L52P_7 | M38 | | |
| 7 | IO_L52N_7 | N38 | | |
| 7 | IO_L51P_7/VREF_7 | P33 | | |
| 7 | IO_L51N_7 | R33 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 7 | IO_L50P_7 | P32 | | |
| 7 | IO_L50N_7 | N32 | | |
| 7 | IO_L49P_7 | L37 | | |
| 7 | IO_L49N_7 | M37 | | |
| 7 | IO_L48P_7 | N34 | | |
| 7 | IO_L48N_7 | P34 | | |
| 7 | IO_L47P_7 | P31 | | |
| 7 | IO_L47N_7 | N31 | | |
| 7 | IO_L46P_7 | M35 | | |
| 7 | IO_L46N_7 | N35 | | |
| 7 | IO_L45P_7/VREF_7 | L36 | | |
| 7 | IO_L45N_7 | M36 | | |
| 7 | IO_L44P_7 | R28 | | |
| 7 | IO_L44N_7 | P28 | | |
| 7 | IO_L43P_7 | K39 | | |
| 7 | IO_L43N_7 | L39 | | |
| 7 | IO_L36P_7 | L34 | NC | |
| 7 | IO_L36N_7 | M34 | NC | |
| 7 | IO_L35P_7 | P29 | NC | |
| 7 | IO_L35N_7 | N29 | NC | |
| 7 | IO_L34P_7 | J38 | NC | |
| 7 | IO_L34N_7 | K38 | NC | |
| 7 | IO_L33P_7/VREF_7 | L33 | NC | |
| 7 | IO_L33N_7 | M33 | NC | |
| 7 | IO_L32P_7 | M32 | NC | |
| 7 | IO_L32N_7 | L32 | NC | |
| 7 | IO_L31P_7 | H39 | NC | |
| 7 | IO_L31N_7 | J39 | NC | |
| 7 | IO_L30P_7 | J36 | | |
| 7 | IO_L30N_7 | K36 | | |
| 7 | IO_L29P_7 | N30 | | |
| 7 | IO_L29N_7 | M30 | | |
| 7 | IO_L28P_7 | J37 | | |
| 7 | IO_L28N_7 | K37 | | |
| 7 | IO_L27P_7/VREF_7 | J35 | | |
| 7 | IO_L27N_7 | K35 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|-----------------|------------|----------------------------|----------------------------|
| NA | DONE | AP7 | | |
| NA | M0 | AN32 | | |
| NA | M1 | AP33 | | |
| NA | M2 | AT35 | | |
| NA | Hswap_EN | E34 | | |
| NA | TCK | G8 | | |
| NA | TDI | D35 | | |
| NA | TDO | E6 | | |
| NA | TMS | F7 | | |
| NA | PWRDWN_B | AN8 | | |
| NA | DXN | G32 | | |
| NA | DXP | F33 | | |
| NA | VBATT | D5 | | |
| NA | RSVD | H9 | | |
| | | | | |
| NA | VCCAUX | AV20 | | |
| NA | VCCAUX | AT37 | | |
| NA | VCCAUX | AT3 | | |
| NA | VCCAUX | Y38 | | |
| NA | VCCAUX | Y2 | | |
| NA | VCCAUX | D37 | | |
| NA | VCCAUX | D3 | | |
| NA | VCCAUX | B20 | | |
| NA | VCCINT | AG27 | | |
| NA | VCCINT | AG20 | | |
| NA | VCCINT | AG13 | | |
| NA | VCCINT | AF26 | | |
| NA | VCCINT | AF20 | | |
| NA | VCCINT | AF14 | | |
| NA | VCCINT | AE25 | | |
| NA | VCCINT | AE24 | | |
| NA | VCCINT | AE23 | | |
| NA | VCCINT | AE22 | | |
| NA | VCCINT | AE21 | | |
| NA | VCCINT | AE20 | | |
| NA | VCCINT | AE19 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|-----------------|------------|----------------------------|----------------------------|
| NA | VCCINT | R19 | | |
| NA | VCCINT | R18 | | |
| NA | VCCINT | R17 | | |
| NA | VCCINT | R16 | | |
| NA | VCCINT | R15 | | |
| NA | VCCINT | P26 | | |
| NA | VCCINT | P20 | | |
| NA | VCCINT | P14 | | |
| NA | VCCINT | N27 | | |
| NA | VCCINT | N20 | | |
| NA | VCCINT | N13 | | |
| NA | GND | AW38 | | |
| NA | GND | AW37 | | |
| NA | GND | AW20 | | |
| NA | GND | AW3 | | |
| NA | GND | AW2 | | |
| NA | GND | AV39 | | |
| NA | GND | AV38 | | |
| NA | GND | AV37 | | |
| NA | GND | AV29 | | |
| NA | GND | AV11 | | |
| NA | GND | AV3 | | |
| NA | GND | AV2 | | |
| NA | GND | AV1 | | |
| NA | GND | AU39 | | |
| NA | GND | AU38 | | |
| NA | GND | AU37 | | |
| NA | GND | AU3 | | |
| NA | GND | AU2 | | |
| NA | GND | AU1 | | |
| NA | GND | AT36 | | |
| NA | GND | AT23 | | |
| NA | GND | AT20 | | |
| NA | GND | AT17 | | |
| NA | GND | AT4 | | |
| NA | GND | AR35 | | |

Revision History

This section records the change history for this module of the data sheet.

| Date | Version | Revision |
|----------|---------|---|
| 11/07/00 | 1.0 | Early access draft. |
| 11/22/00 | 1.1 | <p>Initial Xilinx release. Made the following corrections:</p> <p>CS144 package - Table 5, page 5:</p> <ul style="list-style-type: none"> Added missing pin D10 in Bank 1. Changed dedicated pins A2 and B2 to RSVD (from DXN and DXP). <p>FG256 package - Table 6, page 10:</p> <ul style="list-style-type: none"> Changed dedicated pins A3 and A4 to RSVD (from DXN and DXP). <p>FG896 package - Table 11, page 94:</p> <ul style="list-style-type: none"> Corrected pin AG1 in Bank 4 to be AG12. <p>FF1152 package - Table 12, page 120:</p> <ul style="list-style-type: none"> Corrected pin Y3 in Bank 6 to be Y32. |
| 12/19/00 | 1.2 | Reverse designations were fixed for pins in every package. |
| 01/25/01 | 1.3 | Data sheet divided into four modules (per current style standard). DXN and DXP pin information added for CS144 package (Table 5) and FG256 package (Table 6). |
| 02/07/01 | 1.4 | DXN and DXP pin information was changed back to RSVD for the CS144 package (Table 5) and the FG256 package (Table 6). |
| 04/02/01 | 1.5 | <ul style="list-style-type: none"> ALT_VRN and ALT_VRP pin information was added for each package. Table 8, page 34 – added No Connect designations for the XC2V1500 device in the FG676 package. Reverted to traditional double-column format. |
| 11/07/01 | 1.6 | <ul style="list-style-type: none"> Updated list of devices supported in the FF1152, FF1517, and BF957 packages. |
| 09/26/02 | 1.7 | <ul style="list-style-type: none"> Updated Table 3 to reflect devices supported in the BG728 and BF957 packages. Added mention of LVPECL to pin definition in Table 4. |
| 10/07/02 | 1.8 | <ul style="list-style-type: none"> Corrected Table 10 heading to reflect supported devices in the BG728 package. |
| 12/06/02 | 1.8.1 | <ul style="list-style-type: none"> Enhanced the description of the PWRDWN_B pin in Table 4. |
| 05/07/03 | 1.8.2 | <ul style="list-style-type: none"> Added clarification to Table 4 and all device pinout tables regarding the dual-use nature of pins D0/DIN and BUSY/DOUT during configuration. |
| 06/19/03 | 1.8.3 | <ul style="list-style-type: none"> The final GND pin in each of five pinout tables was inadvertently deleted in v1.8.2. This revision restores the deleted GND pins as follows: <ul style="list-style-type: none"> Pin C5, Table 5, page 5 (CS144) Pin A1, Table 6, page 10 (FG256) Pin A2, Table 10, page 72 (BG728) Pin A2, Table 12, page 120 (FF1152) Pin AL30, Table 14, page 198 (BF957) |
| 08/01/03 | 2.0 | All Virtex-II devices and speed grades now Production. See Table 13, Module 3. |
| 03/29/04 | 2.0.1 | Recompiled for backward compatibility with Acrobat 4 and above. |
| 06/24/04 | 3.3 | Added references to, and new package drawings for, Pb-free wire-bond packages CSG, FGG, and BGG. (Revision number advanced to level of complete data sheet.) |
| 03/01/05 | 3.4 | Table 4 : Changed Direction for User I/O pins (IO_LXXY_#) from “Input/Output” to “Input/Output/Bidirectional”. Added requirement to V _{BATT} to connect pin to V _{CCAUX} or GND if battery is not used. |
| 11/05/07 | 3.5 | Updated copyright notice and legal disclaimer. |