



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 768 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 589824 |
| Number of I/O | 172 |
| Number of Gates | 500000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc2v500-4fgg256c |

Digitally Controlled Impedance (DCI)

Today's chip output signals with fast edge rates require termination to prevent reflections and maintain signal integrity. High pin count packages (especially ball grid arrays) can not accommodate external termination resistors.

Virtex-II XCITE DCI provides controlled impedance drivers and on-chip termination for single-ended and differential I/Os. This eliminates the need for external resistors, and improves signal integrity. The DCI feature can be used on any IOB by selecting one of the DCI I/O standards.

When applied to inputs, DCI provides input parallel termination. When applied to outputs, DCI provides controlled impedance drivers (series termination) or output parallel termination.

DCI operates independently on each I/O bank. When a DCI I/O standard is used in a particular I/O bank, external reference resistors must be connected to two dual-function pins on the bank. These resistors, voltage reference of N transistor (VRN) and the voltage reference of P transistor (VRP) are shown in [Figure 9](#).




Figure 9: DCI in a Virtex-II Bank

When used with a terminated I/O standard, the value of resistors are specified by the standard (typically 50Ω). When used with a controlled impedance driver, the resistors set the output impedance of the driver within the specified range (25Ω to 100Ω). For all series and parallel terminations listed in [Table 6](#) and [Table 7](#), the reference resistors must have the same value for any given bank. One percent resistors are recommended.

The DCI system adjusts the I/O impedance to match the two external reference resistors, or half of the reference resistors, and compensates for impedance changes due to voltage and/or temperature fluctuations. The adjustment is done by turning parallel transistors in the IOB on or off.

Controlled Impedance Drivers (Series Term.)

DCI can be used to provide a buffer with a controlled output impedance. It is desirable for this output impedance to match the transmission line impedance (Z_0). Virtex-II input buffers also support LVDCI and LVDCI_DV2 I/O standards.




Figure 10: Internal Series Termination

Table 6: SelectI/O-Ultra Controlled Impedance Buffers

| V _{CCO} | DCI | DCI Half Impedance |
|------------------|----------|--------------------|
| 3.3 V | LVDCI_33 | LVDCI_DV2_33 |
| 2.5 V | LVDCI_25 | LVDCI_DV2_25 |
| 1.8 V | LVDCI_18 | LVDCI_DV2_18 |
| 1.5 V | LVDCI_15 | LVDCI_DV2_15 |

Controlled Impedance Drivers (Parallel)

DCI also provides on-chip termination for SSTL3, SSTL2, HSTL (Class I, II, III, or IV), and GTL/GTL_P receivers or transmitters on bidirectional lines.

[Table 7](#) and [Table 8](#) list the on-chip parallel terminations available in Virtex-II devices. V_{CCO} must be set according to [Table 3](#). Note that there is a V_{CCO} requirement for GTL_DC1 and GTLP_DC1, due to the on-chip termination resistor.

Table 7: SelectI/O-Ultra Buffers With On-Chip Parallel Termination

| I/O Standard Description | IOSTANDARD Attribute | |
|--------------------------|----------------------|-----------------------------|
| | External Termination | On-Chip Termination |
| SSTL3 Class I | SSTL3_I | SSTL3_I_DC1 ⁽¹⁾ |
| SSTL3 Class II | SSTL3_II | SSTL3_II_DC1 ⁽¹⁾ |
| SSTL2 Class I | SSTL2_I | SSTL2_I_DC1 ⁽¹⁾ |
| SSTL2 Class II | SSTL2_II | SSTL2_II_DC1 ⁽¹⁾ |
| HSTL Class I | HSTL_I | HSTL_I_DC1 |
| HSTL Class II | HSTL_II | HSTL_II_DC1 |
| HSTL Class III | HSTL_III | HSTL_III_DC1 |
| HSTL Class IV | HSTL_IV | HSTL_IV_DC1 |
| GTL | GTL | GTL_DC1 |
| GTLP | GTLP | GTLP_DC1 |

Notes:

1. SSTL-compatible




Figure 46: Fine-Phase Shifting Effects

Table 22 lists fine-phase shifting control pins, when used in variable mode.

Table 22: Fine-Phase Shifting Control Pins

| Control Pin | Direction | Function |
|-------------|-----------|--------------------------|
| PSINCDEC | in | Increment or decrement |
| PSEN | in | Enable \pm phase shift |
| PSCLK | in | Clock for phase shift |
| PSDONE | out | Active when completed |

Two separate components of the phase shift range must be understood:

- PHASE_SHIFT attribute range
- FINE_SHIFT_RANGE DCM timing parameter range

The PHASE_SHIFT attribute is the numerator in the following equation:

$$\text{Phase Shift (ns)} = (\text{PHASE_SHIFT}/256) * \text{PERIOD}_{\text{CLKIN}}$$

The full range of this attribute is always -255 to +255, but its practical range varies with CLKIN frequency, as constrained by the FINE_SHIFT_RANGE component, which represents the total delay achievable by the phase shift delay line. Total delay is a function of the number of delay taps used in the circuit. Across process, voltage, and temperature, this absolute range is guaranteed to be as specified under **DCM Timing Parameters** in Module 3.

Absolute range (fixed mode) = \pm FINE_SHIFT_RANGE

Absolute range (variable mode) = \pm FINE_SHIFT_RANGE/2

Table 23: DCM Frequency Ranges

| Output Clock | Low-Frequency Mode | | High-Frequency Mode | |
|-----------------|--------------------|-------------------|---------------------|-------------------|
| | CLKIN Input | CLK Output | CLKIN Input | CLK Output |
| CLK0, CLK180 | CLKIN_FREQ_DLL_LF | CLKOUT_FREQ_1X_LF | CLKIN_FREQ_DLL_HF | CLKOUT_FREQ_1X_HF |
| CLK90, CLK270 | CLKIN_FREQ_DLL_LF | CLKOUT_FREQ_1X_LF | NA | NA |
| CLK2X, CLK2X180 | CLKIN_FREQ_DLL_LF | CLKOUT_FREQ_2X_LF | NA | NA |
| CLKDV | CLKIN_FREQ_DLL_LF | CLKOUT_FREQ_DV_LF | CLKIN_FREQ_DLL_HF | CLKOUT_FREQ_DV_HF |
| CLKFX, CLKFX180 | CLKIN_FREQ_FX_LF | CLKOUT_FREQ_FX_LF | CLKIN_FREQ_FX_HF | CLKOUT_FREQ_FX_HF |

ments to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed via configuration options in software. In addition, the GTS and GWE events can be made dependent on the DONE pins of multiple devices all going High, forcing the devices to start synchronously. The sequence can also be paused at any stage, until lock has been achieved on any or all DCMs, as well as the DCI.

Readback

In this mode, configuration data from the Virtex-II FPGA device can be read back. Readback is supported only in the SelectMAP (master and slave) and Boundary-Scan mode.

Along with the configuration data, it is possible to read back the contents of all registers, distributed SelectRAM, and block RAM resources. This capability is used for real-time debugging. For more detailed configuration information, see the *Virtex-II Platform FPGA User Guide*.

Bitstream Encryption

Virtex-II devices have an on-chip decryptor using one or two sets of three keys for triple-key Data Encryption Standard (DES) operation. Xilinx software tools offer an optional encryption of the configuration data (bitstream) with a triple-key DES determined by the designer.

The keys are stored in the FPGA by JTAG instruction and retained by a battery connected to the V_{BATT} pin, when the device is not powered. Virtex-II devices can be configured with the corresponding encrypted bitstream, using any of the configuration modes described previously.

A detailed description of how to use bitstream encryption is provided in the *Virtex-II Platform FPGA User Guide*. For devices that support this feature, please contact your sales representative for specific ordering part number.

Partial Reconfiguration

Partial reconfiguration of Virtex-II devices can be accomplished in either Slave SelectMAP mode or Boundary-Scan mode. Instead of resetting the chip and doing a full configuration, new data is loaded into a specified area of the chip, while the rest of the chip remains in operation. Data is loaded on a column basis, with the smallest load unit being a configuration “frame” of the bitstream (device size dependent).

Partial reconfiguration is useful for applications that require different designs to be loaded into the same area of a chip, or that require the ability to change portions of a design without having to reset or reconfigure the entire chip.

Revision History

This section records the change history for this module of the data sheet.

| Date | Version | Revision |
|----------|---------|---|
| 11/07/00 | 1.0 | Early access draft. |
| 12/06/00 | 1.1 | Initial release. |
| 01/15/01 | 1.2 | Added values to the tables in the Virtex-II Performance Characteristics and Virtex-II Switching Characteristics sections. |
| 01/25/01 | 1.3 | The data sheet was divided into four modules (per the current style standard). A note was added to Table 1 . |
| 04/02/01 | 1.5 | <ul style="list-style-type: none"> Under Input/Output Individual Options, the range of values for optional pull-up and pull-down resistors was changed to 10 - 60 KΩ from 50 - 100 KΩ. Skipped v1.4 to sync up modules. Reverted to traditional double-column format. |
| 07/30/01 | 1.6 | <ul style="list-style-type: none"> Added Table 6. Changed definition of multiply and divide integer ranges under Digital Clock Manager (DCM). Made numerous minor edits throughout this module. |
| 10/02/01 | 1.7 | <ul style="list-style-type: none"> Updated descriptions under Digitally Controlled Impedance (DCI), Global Clock Multiplexer Buffers, Digital Clock Manager (DCM), and Creating a Design. |
| 10/12/01 | 1.8 | <ul style="list-style-type: none"> Made clarifying edits under Digital Clock Manager (DCM). |
| 11/29/01 | 1.9 | <ul style="list-style-type: none"> Changed bitstream lengths for each device in Table 26. |

IOB Input Switching Characteristics Standard Adjustments

Table 15 gives all standard-specific data input delay adjustments.

Table 15: IOB Input Switching Characteristics Standard Adjustments

| Description | IOSTANDARD Attribute | Timing Parameter | Speed Grade | | | Units |
|--|----------------------|----------------------|-------------|------|------|-------|
| | | | -6 | -5 | -4 | |
| LVTTL (Low-Voltage Transistor-Transistor Logic) | LVTTL | T_{ILVTTL} | 0.00 | 0.00 | 0.00 | ns |
| LVCMOS (Low-Voltage CMOS), 3.3V | LVCMOS33 | $T_{ILVCMOS33}$ | 0.00 | 0.00 | 0.00 | ns |
| LVCMOS, 2.5V | LVCMOS25 | $T_{ILVCMOS25}$ | 0.11 | 0.11 | 0.12 | ns |
| LVCMOS, 1.8V | LVCMOS18 | $T_{ILVCMOS18}$ | 0.42 | 0.43 | 0.49 | ns |
| LVCMOS, 1.5V | LVCMOS15 | $T_{ILVCMOS15}$ | 0.98 | 1.00 | 1.15 | ns |
| LVDS (Low-Voltage Differential Signaling), 2.5V | LVDS_25 | T_{ILVDS_25} | 0.60 | 0.60 | 0.69 | ns |
| LVDS, 3.3V | LVDS_33 | T_{ILVDS_33} | 0.60 | 0.60 | 0.69 | ns |
| LVDSEXT (Extended Mode), 2.5V | LVDSEXT_25 | $T_{ILVDSEXT_25}$ | 0.68 | 0.69 | 0.79 | ns |
| LVDSEXT, 3.3V | LVDSEXT_33 | $T_{ILVDSEXT_33}$ | 0.56 | 0.56 | 0.65 | ns |
| ULVDS (Ultra LVDS), 2.5V | ULVDS_25 | T_{ILVDS_25} | 0.48 | 0.49 | 0.56 | ns |
| BLVDS (Bus LVDS), 2.5V | BLVDS_25 | T_{IBLVDS_25} | 0.68 | 0.69 | 0.79 | ns |
| LDT (HyperTransport), 2.5V | LDT_25 | T_{ILD_25} | 0.48 | 0.49 | 0.56 | ns |
| LVPECL (Low-Voltage Positive Electron-Coupled Logic), 3.3V | LVPECL_33 | $T_{ILVPECL_33}$ | 0.60 | 0.60 | 0.69 | ns |
| PCI (Peripheral Component Interface), 33 MHz, 3.3V | PCI33_3 | T_{IPCI33_3} | 0.00 | 0.00 | 0.00 | ns |
| PCI, 66 MHz, 3.3V | PCI66_3 | T_{IPCI66_3} | 0.00 | 0.00 | 0.00 | ns |
| PCI-X, 133 MHz, 3.3V | PCIX | T_{IPCIX} | 0.00 | 0.00 | 0.00 | ns |
| GTL (Gunning Transceiver Logic) | GTL | T_{IGTL} | 0.42 | 0.42 | 0.48 | ns |
| GTL Plus | GTLP | T_{IGTLP} | 0.42 | 0.42 | 0.48 | ns |
| HSTL (High-Speed Transceiver Logic), Class I | HSTL_I | T_{IHSTL_I} | 0.42 | 0.42 | 0.48 | ns |
| HSTL, Class II | HSTL_II | T_{IHSTL_II} | 0.42 | 0.42 | 0.48 | ns |
| HSTL, Class III | HSTL_III | T_{IHSTL_III} | 0.42 | 0.42 | 0.48 | ns |
| HSTL, Class IV | HSTL_IV | T_{IHSTL_IV} | 0.42 | 0.42 | 0.48 | ns |
| HSTL, Class I, 1.8V | HSTL_I_18 | $T_{IHSTL_I_18}$ | 0.42 | 0.42 | 0.48 | ns |
| HSTL, Class II, 1.8V | HSTL_II_18 | $T_{IHSTL_II_18}$ | 0.42 | 0.42 | 0.48 | ns |
| HSTL, Class III, 1.8V | HSTL_III_18 | $T_{IHSTL_III_18}$ | 0.42 | 0.42 | 0.48 | ns |
| HSTL, Class IV, 1.8V | HSTL_IV_18 | $T_{IHSTL_IV_18}$ | 0.42 | 0.42 | 0.48 | ns |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V | SSTL18_I | $T_{ISSTL18_I}$ | 0.42 | 0.42 | 0.48 | ns |
| SSTL, Class II, 1.8V | SSTL18_II | $T_{ISSTL18_II}$ | 0.42 | 0.42 | 0.48 | ns |
| SSTL, Class I, 2.5V | SSTL2_I | T_{ISSTL2_I} | 0.42 | 0.42 | 0.48 | ns |
| SSTL, Class II, 2.5V | SSTL2_II | T_{ISSTL2_II} | 0.42 | 0.42 | 0.48 | ns |
| SSTL, Class I, 3.3V | SSTL3_I | T_{ISSTL3_I} | 0.35 | 0.35 | 0.40 | ns |
| SSTL, Class II, 3.3V | SSTL3_II | T_{ISSTL3_II} | 0.35 | 0.35 | 0.40 | ns |
| AGP-2X/AGP (Accelerated Graphics Port) | AGP | T_{IAGP} | 0.35 | 0.35 | 0.40 | ns |
| LVDCI (Low-Voltage Digitally Controlled Impedance), 3.3V | LVDCI_33 | T_{ILVDCI_33} | 0.00 | 0.00 | 0.00 | ns |
| LVDCI, 2.5V | LVDCI_25 | T_{ILVDCI_25} | 0.11 | 0.11 | 0.12 | ns |
| LVDCI, 1.8V | LVDCI_18 | T_{ILVDCI_18} | 0.42 | 0.43 | 0.49 | ns |
| LVDCI, 1.5V | LVDCI_15 | T_{ILVDCI_15} | 0.98 | 1.00 | 1.14 | ns |

Table 25: Pipelined Multiplier Switching Characteristics

| Description | Symbol | Speed Grade | | | Units |
|--|-------------------------------------|-------------|------------|------------|---------|
| | | -6 | -5 | -4 | |
| Setup and Hold Times Before/After Clock | | | | | |
| Data Inputs | $T_{MULIDCK}/T_{MULCKID}$ | 3.00/ 0.00 | 3.45/ 0.00 | 3.89/ 0.00 | ns, Max |
| Clock Enable | $T_{MULIDCK_CE}/T_{MULCKID_CE}$ | 0.72/ 0.00 | 0.80/ 0.00 | 0.86/ 0.00 | ns, Max |
| Reset | $T_{MULIDCK_RST}/T_{MULCKID_RST}$ | 0.72/ 0.00 | 0.80/ 0.00 | 0.86/ 0.00 | ns, Max |
| Clock to Output Pin | | | | | |
| Clock to Pin 35 | T_{MULTCK_P35} | 3.05 | 6.91 | 8.12 | ns, Max |
| Clock to Pin 34 | T_{MULTCK_P34} | 2.95 | 6.75 | 7.93 | ns, Max |
| Clock to Pin 33 | T_{MULTCK_P33} | 2.85 | 6.59 | 7.74 | ns, Max |
| Clock to Pin 32 | T_{MULTCK_P32} | 2.76 | 6.43 | 7.56 | ns, Max |
| Clock to Pin 31 | T_{MULTCK_P31} | 2.66 | 6.27 | 7.37 | ns, Max |
| Clock to Pin 30 | T_{MULTCK_P30} | 2.56 | 6.11 | 7.19 | ns, Max |
| Clock to Pin 29 | T_{MULTCK_P29} | 2.47 | 5.95 | 7.00 | ns, Max |
| Clock to Pin 28 | T_{MULTCK_P28} | 2.37 | 5.79 | 6.81 | ns, Max |
| Clock to Pin 27 | T_{MULTCK_P27} | 2.27 | 5.63 | 6.63 | ns, Max |
| Clock to Pin 26 | T_{MULTCK_P26} | 2.17 | 5.47 | 6.44 | ns, Max |
| Clock to Pin 25 | T_{MULTCK_P25} | 2.08 | 5.31 | 6.26 | ns, Max |
| Clock to Pin 24 | T_{MULTCK_P24} | 1.98 | 5.15 | 6.07 | ns, Max |
| Clock to Pin 23 | T_{MULTCK_P23} | 1.88 | 4.99 | 5.88 | ns, Max |
| Clock to Pin 22 | T_{MULTCK_P22} | 1.79 | 4.83 | 5.70 | ns, Max |
| Clock to Pin 21 | T_{MULTCK_P21} | 1.69 | 4.67 | 5.51 | ns, Max |
| Clock to Pin 20 | T_{MULTCK_P20} | 1.59 | 4.51 | 5.33 | ns, Max |
| Clock to Pin 19 | T_{MULTCK_P19} | 1.50 | 4.35 | 5.14 | ns, Max |
| Clock to Pin 18 | T_{MULTCK_P18} | 1.40 | 4.19 | 4.95 | ns, Max |
| Clock to Pin 17 | T_{MULTCK_P17} | 1.30 | 4.03 | 4.77 | ns, Max |
| Clock to Pin 16 | T_{MULTCK_P16} | 1.20 | 3.87 | 4.58 | ns, Max |
| Clock to Pin 15 | T_{MULTCK_P15} | 1.11 | 3.71 | 4.40 | ns, Max |
| Clock to Pin 14 | T_{MULTCK_P14} | 1.01 | 3.55 | 4.21 | ns, Max |
| Clock to Pin 13 | T_{MULTCK_P13} | 0.91 | 3.39 | 4.02 | ns, Max |
| Clock to Pin 12 | T_{MULTCK_P12} | 0.91 | 3.23 | 3.84 | ns, Max |
| Clock to Pin 11 | T_{MULTCK_P11} | 0.91 | 3.07 | 3.65 | ns, Max |
| Clock to Pin 10 | T_{MULTCK_P10} | 0.91 | 2.91 | 3.47 | ns, Max |
| Clock to Pin 9 | T_{MULTCK_P9} | 0.91 | 2.75 | 3.28 | ns, Max |
| Clock to Pin 8 | T_{MULTCK_P8} | 0.91 | 2.59 | 3.09 | ns, Max |
| Clock to Pin 7 | T_{MULTCK_P7} | 0.91 | 2.43 | 2.91 | ns, Max |
| Clock to Pin 6 | T_{MULTCK_P6} | 0.91 | 2.27 | 2.72 | ns, Max |
| Clock to Pin 5 | T_{MULTCK_P5} | 0.91 | 2.11 | 2.54 | ns, Max |
| Clock to Pin 4 | T_{MULTCK_P4} | 0.91 | 1.95 | 2.35 | ns, Max |
| Clock to Pin 3 | T_{MULTCK_P3} | 0.91 | 1.79 | 2.16 | ns, Max |
| Clock to Pin 2 | T_{MULTCK_P2} | 0.91 | 1.63 | 1.98 | ns, Max |
| Clock to Pin 1 | T_{MULTCK_P1} | 0.91 | 1.47 | 1.79 | ns, Max |
| Clock to Pin 0 | T_{MULTCK_P0} | 0.91 | 1.31 | 1.61 | ns, Max |

Input Clock Tolerances

Table 39: Input Clock Tolerances

| Description | Symbol | F_{CLKIN} | Speed Grade | | | | | | Units | |
|---|-----------------------------|---------------|-------------|-----------|-------|-----------|-------|-----------|-------|--|
| | | | -6 | | -5 | | -4 | | | |
| | | | Min | Max | Min | Max | Min | Max | | |
| Input Clock Low/High Pulse Width | | | | | | | | | | |
| PSCLK | PSCLK_PULSE | < 1MHz | 25.00 | | 25.00 | | 25.00 | | ns | |
| PSCLK and CLKIN ⁽³⁾ | PSCLK_PULSE and CLKIN_PULSE | 1 – 10 MHz | 25.00 | | 25.00 | | 25.00 | | ns | |
| | | 10 – 25 MHz | 10.00 | | 10.00 | | 10.00 | | ns | |
| | | 25 – 50 MHz | 5.00 | | 5.00 | | 5.00 | | ns | |
| | | 50 – 100 MHz | 3.00 | | 3.00 | | 3.00 | | ns | |
| | | 100 – 150 MHz | 2.40 | | 2.40 | | 2.40 | | ns | |
| | | 150 – 200 MHz | 2.00 | | 2.00 | | 2.00 | | ns | |
| | | 200 – 250 MHz | 1.80 | | 1.80 | | 1.80 | | ns | |
| | | 250 – 300 MHz | 1.50 | | 1.50 | | 1.50 | | ns | |
| | | 300 – 350 MHz | 1.30 | | 1.30 | | 1.30 | | ns | |
| | | 350 – 400 MHz | 1.15 | | 1.15 | | 1.15 | | ns | |
| | | > 400 MHz | 1.05 | | 1.05 | | 1.05 | | ns | |
| Input Clock Cycle-Cycle Jitter (Low Frequency Mode) | | | | | | | | | | |
| CLKIN (using DLL outputs) ⁽¹⁾ | CLKIN_CYC_JITT_DLL_LF | | | ± 300 | | ± 300 | | ± 300 | ps | |
| CLKIN (using CLKFX outputs) ⁽²⁾ | CLKIN_CYC_JITT_FX_LF | | | ± 300 | | ± 300 | | ± 300 | ps | |
| Input Clock Cycle-Cycle Jitter (High Frequency Mode) | | | | | | | | | | |
| CLKIN (using DLL outputs) ⁽¹⁾ | CLKIN_CYC_JITT_DLL_HF | | | ± 150 | | ± 150 | | ± 150 | ps | |
| CLKIN (using CLKFX outputs) ⁽²⁾ | CLKIN_CYC_JITT_FX_HF | | | ± 150 | | ± 150 | | ± 150 | ps | |
| Input Clock Period Jitter (Low Frequency Mode) | | | | | | | | | | |
| CLKIN (using DLL outputs) ⁽¹⁾ | CLKIN_PER_JITT_DLL_LF | | | ± 1 | | ± 1 | | ± 1 | ns | |
| CLKIN (using CLKFX outputs) ⁽²⁾ | CLKIN_PER_JITT_FX_LF | | | ± 1 | | ± 1 | | ± 1 | ns | |
| Input Clock Period Jitter (High Frequency Mode) | | | | | | | | | | |
| CLKIN (using DLL outputs) ⁽¹⁾ | CLKIN_PER_JITT_DLL_HF | | | ± 1 | | ± 1 | | ± 1 | ns | |
| CLKIN (using CLKFX outputs) ⁽²⁾ | CLKIN_PER_JITT_FX_HF | | | ± 1 | | ± 1 | | ± 1 | ns | |
| Feedback Clock Path Delay Variation | | | | | | | | | | |
| CLKFB off-chip feedback | CLKFB_DELAY_VAR_EXT | | | ± 1 | | ± 1 | | ± 1 | ns | |

Notes:

- “DLL outputs” is used here to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
- If both DLL and CLKFX outputs are used, follow the more restrictive specification.
- If DCM phase shift feature is used and CLKIN frequency > 200 Mhz, CLKIN duty cycle must be within $\pm 5\%$ (45/55 to 55/45).


Table 6: FG256/FGG256 BGA — XC2V40, XC2V80, XC2V250, XC2V500, and XC2V1000

| Bank | Pin Description | Pin Number | No Connect in XC2V40 | No Connect in XC2V80 |
|------|------------------|------------|----------------------|----------------------|
| 1 | IO_L92P_1 | E11 | NC | NC |
| 1 | IO_L05N_1 | A11 | NC | NC |
| 1 | IO_L05P_1 | B11 | NC | NC |
| 1 | IO_L04N_1 | C11 | NC | NC |
| 1 | IO_L04P_1/VREF_1 | D11 | NC | NC |
| 1 | IO_L03N_1/VRP_1 | A12 | | |
| 1 | IO_L03P_1/VRN_1 | B12 | | |
| 1 | IO_L02N_1 | C12 | | |
| 1 | IO_L02P_1 | D12 | | |
| 1 | IO_L01N_1 | B13 | | |
| 1 | IO_L01P_1 | C13 | | |
| | | | | |
| 2 | IO_L01N_2 | C16 | | |
| 2 | IO_L01P_2 | D16 | | |
| 2 | IO_L02N_2/VRP_2 | D14 | | |
| 2 | IO_L02P_2/VRN_2 | D15 | | |
| 2 | IO_L03N_2 | E13 | | |
| 2 | IO_L03P_2/VREF_2 | E14 | | |
| 2 | IO_L04N_2 | E15 | NC | |
| 2 | IO_L04P_2 | E16 | NC | |
| 2 | IO_L06N_2 | F13 | NC | |
| 2 | IO_L06P_2 | F14 | NC | |
| 2 | IO_L43N_2 | F15 | NC | NC |
| 2 | IO_L43P_2 | F16 | NC | NC |
| 2 | IO_L45N_2 | F12 | NC | NC |
| 2 | IO_L45P_2/VREF_2 | G12 | NC | NC |
| 2 | IO_L91N_2 | G13 | NC | |
| 2 | IO_L91P_2 | G14 | NC | |
| 2 | IO_L93N_2 | G15 | NC | |
| 2 | IO_L93P_2/VREF_2 | G16 | NC | |
| 2 | IO_L94N_2 | H13 | | |
| 2 | IO_L94P_2 | H14 | | |
| 2 | IO_L96N_2 | H15 | | |
| 2 | IO_L96P_2 | H16 | | |

Table 8: FG676/FGG676 BGA — XC2V1500, XC2V2000, and XC2V3000

| Bank | Pin Description | Pin Number | No Connect in XC2V1500 | No Connect in XC2V2000 |
|------|-----------------|------------|------------------------|------------------------|
| NA | VCCINT | H19 | | |
| NA | VCCINT | H8 | | |
| NA | GND | AF26 | | |
| NA | GND | AF1 | | |
| NA | GND | AE25 | | |
| NA | GND | AE14 | | |
| NA | GND | AE13 | | |
| NA | GND | AE2 | | |
| NA | GND | AD24 | | |
| NA | GND | AD3 | | |
| NA | GND | AC23 | | |
| NA | GND | AC4 | | |
| NA | GND | AB22 | | |
| NA | GND | AB5 | | |
| NA | GND | AA21 | | |
| NA | GND | AA6 | | |
| NA | GND | U17 | | |
| NA | GND | U16 | | |
| NA | GND | U15 | | |
| NA | GND | U14 | | |
| NA | GND | U13 | | |
| NA | GND | U12 | | |
| NA | GND | U11 | | |
| NA | GND | U10 | | |
| NA | GND | T17 | | |
| NA | GND | T16 | | |
| NA | GND | T15 | | |
| NA | GND | T14 | | |
| NA | GND | T13 | | |
| NA | GND | T12 | | |
| NA | GND | T11 | | |
| NA | GND | T10 | | |
| NA | GND | R17 | | |
| NA | GND | R16 | | |
| NA | GND | R15 | | |
| NA | GND | R14 | | |
| NA | GND | R13 | | |


FG676/FGG676 Fine-Pitch BGA Package Specifications (1.00mm pitch)



676-BALL FINE PITCH BGA (FG676/FGG676)

Figure 4: FG676/FGG676 Fine-Pitch BGA Package Specifications

BG575/BGG575 Standard BGA Package Specifications (1.27mm pitch)



575-BALL MOLDED BGA (BG575/BGG575)

Figure 5: BG575/BGG575 Standard BGA Package Specifications

Table 10: BG728 BGA — XC2V3000

| Bank | Pin Description | Pin Number |
|------|------------------|------------|
| 3 | IO_L72N_3 | T20 |
| 3 | IO_L72P_3 | T19 |
| 3 | IO_L70N_3 | U27 |
| 3 | IO_L70P_3 | U26 |
| 3 | IO_L69N_3/VREF_3 | U25 |
| 3 | IO_L69P_3 | V25 |
| 3 | IO_L67N_3 | U21 |
| 3 | IO_L67P_3 | U20 |
| 3 | IO_L54N_3 | V27 |
| 3 | IO_L54P_3 | V26 |
| 3 | IO_L52N_3 | V24 |
| 3 | IO_L52P_3 | V23 |
| 3 | IO_L51N_3/VREF_3 | V22 |
| 3 | IO_L51P_3 | W22 |
| 3 | IO_L49N_3 | V21 |
| 3 | IO_L49P_3 | V20 |
| 3 | IO_L48N_3 | W27 |
| 3 | IO_L48P_3 | Y27 |
| 3 | IO_L46N_3 | W26 |
| 3 | IO_L46P_3 | W25 |
| 3 | IO_L45N_3/VREF_3 | W24 |
| 3 | IO_L45P_3 | W23 |
| 3 | IO_L43N_3 | W21 |
| 3 | IO_L43P_3 | W20 |
| 3 | IO_L28N_3 | W19 |
| 3 | IO_L28P_3 | Y19 |
| 3 | IO_L27N_3/VREF_3 | Y25 |
| 3 | IO_L27P_3 | Y24 |
| 3 | IO_L25N_3 | Y23 |
| 3 | IO_L25P_3 | AA23 |
| 3 | IO_L24N_3 | Y22 |
| 3 | IO_L24P_3 | Y21 |
| 3 | IO_L22N_3 | AA27 |
| 3 | IO_L22P_3 | AB27 |
| 3 | IO_L21N_3/VREF_3 | AA26 |
| 3 | IO_L21P_3 | AA25 |

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in the XC2V1000 | No Connect in the XC2V1500 |
|------|------------------|------------|----------------------------|----------------------------|
| 6 | IO_L68N_6 | Y26 | NC | |
| 6 | IO_L69P_6 | AA30 | NC | |
| 6 | IO_L69N_6/VREF_6 | Y30 | NC | |
| 6 | IO_L70P_6 | W24 | NC | |
| 6 | IO_L70N_6 | V24 | NC | |
| 6 | IO_L71P_6 | Y27 | NC | |
| 6 | IO_L71N_6 | W27 | NC | |
| 6 | IO_L72P_6 | W28 | NC | |
| 6 | IO_L72N_6 | Y28 | NC | |
| 6 | IO_L73P_6 | V25 | NC | NC |
| 6 | IO_L73N_6 | U25 | NC | NC |
| 6 | IO_L74P_6 | V26 | NC | NC |
| 6 | IO_L74N_6 | V27 | NC | NC |
| 6 | IO_L75P_6 | Y29 | NC | NC |
| 6 | IO_L75N_6/VREF_6 | W29 | NC | NC |
| 6 | IO_L76P_6 | U22 | NC | NC |
| 6 | IO_L76N_6 | T22 | NC | NC |
| 6 | IO_L77P_6 | U26 | NC | NC |
| 6 | IO_L77N_6 | T26 | NC | NC |
| 6 | IO_L78P_6 | V30 | NC | NC |
| 6 | IO_L78N_6 | W30 | NC | NC |
| 6 | IO_L91P_6 | U23 | | |
| 6 | IO_L91N_6 | T23 | | |
| 6 | IO_L92P_6 | U27 | | |
| 6 | IO_L92N_6 | T27 | | |
| 6 | IO_L93P_6 | V29 | | |
| 6 | IO_L93N_6/VREF_6 | U29 | | |
| 6 | IO_L94P_6 | T24 | | |
| 6 | IO_L94N_6 | T25 | | |
| 6 | IO_L95P_6 | U28 | | |
| 6 | IO_L95N_6 | T28 | | |
| 6 | IO_L96P_6 | T30 | | |
| 6 | IO_L96N_6 | U30 | | |
| 7 | IO_L96P_7 | P28 | | |
| 7 | IO_L96N_7 | R28 | | |
| 7 | IO_L95P_7 | R25 | | |

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V3000 |
|------|------------------|------------|----------------------------|
| 7 | IO_L45N_7 | J34 | |
| 7 | IO_L44P_7 | M27 | |
| 7 | IO_L44N_7 | L27 | |
| 7 | IO_L43P_7 | H31 | |
| 7 | IO_L43N_7 | J31 | |
| 7 | IO_L30P_7 | F32 | |
| 7 | IO_L30N_7 | G32 | |
| 7 | IO_L29P_7 | N25 | |
| 7 | IO_L29N_7 | M25 | |
| 7 | IO_L28P_7 | F34 | |
| 7 | IO_L28N_7 | G34 | |
| 7 | IO_L27P_7/VREF_7 | J30 | |
| 7 | IO_L27N_7 | H30 | |
| 7 | IO_L26P_7 | K28 | |
| 7 | IO_L26N_7 | L28 | |
| 7 | IO_L25P_7 | H28 | |
| 7 | IO_L25N_7 | J29 | |
| 7 | IO_L24P_7 | G29 | |
| 7 | IO_L24N_7 | H29 | |
| 7 | IO_L23P_7 | L26 | |
| 7 | IO_L23N_7 | K26 | |
| 7 | IO_L22P_7 | F33 | |
| 7 | IO_L22N_7 | G33 | |
| 7 | IO_L21P_7/VREF_7 | J28 | |
| 7 | IO_L21N_7 | J27 | |
| 7 | IO_L20P_7 | K27 | |
| 7 | IO_L20N_7 | J26 | |
| 7 | IO_L19P_7 | E31 | |
| 7 | IO_L19N_7 | F31 | |
| 7 | IO_L06P_7 | D32 | |
| 7 | IO_L06N_7 | E32 | |
| 7 | IO_L05P_7 | L25 | |
| 7 | IO_L05N_7 | K24 | |
| 7 | IO_L04P_7 | D34 | |
| 7 | IO_L04N_7 | E34 | |
| 7 | IO_L03P_7/VREF_7 | G30 | |

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V3000 |
|------|-----------------|------------|----------------------------|
| 7 | VCCO_7 | K34 | |
| 7 | VCCO_7 | G31 | |
| NA | CCLK | AH8 | |
| NA | PROG_B | D30 | |
| NA | DONE | AJ7 | |
| NA | M0 | AH27 | |
| NA | M1 | AJ28 | |
| NA | M2 | AK29 | |
| NA | HSWAP_EN | E29 | |
| NA | TCK | F7 | |
| NA | TDI | C31 | |
| NA | TDO | D5 | |
| NA | TMS | E6 | |
| NA | PWRDWN_B | AK6 | |
| NA | DXN | F28 | |
| NA | DXP | G27 | |
| NA | VBATT | C4 | |
| NA | RSVD | G8 | |
| NA | VCCAUX | AM30 | |
| NA | VCCAUX | AM18 | |
| NA | VCCAUX | AM5 | |
| NA | VCCAUX | V3 | |
| NA | VCCAUX | U32 | |
| NA | VCCAUX | C30 | |
| NA | VCCAUX | C17 | |
| NA | VCCAUX | C5 | |
| NA | VCCINT | AD24 | |
| NA | VCCINT | AD11 | |
| NA | VCCINT | AC23 | |
| NA | VCCINT | AC12 | |
| NA | VCCINT | AB22 | |
| NA | VCCINT | AB21 | |
| NA | VCCINT | AB20 | |
| NA | VCCINT | AB19 | |
| NA | VCCINT | AB18 | |

Table 12: FF1152 BGA — XC2V3000, XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V3000 |
|------|-----------------|------------|----------------------------|
| NA | GND | P20 | |
| NA | GND | P19 | |
| NA | GND | P18 | |
| NA | GND | P17 | |
| NA | GND | P16 | |
| NA | GND | P15 | |
| NA | GND | P14 | |
| NA | GND | P7 | |
| NA | GND | M30 | |
| NA | GND | M5 | |
| NA | GND | K32 | |
| NA | GND | K3 | |
| NA | GND | J19 | |
| NA | GND | J16 | |
| NA | GND | H34 | |
| NA | GND | H27 | |
| NA | GND | H8 | |
| NA | GND | H1 | |
| NA | GND | G28 | |
| NA | GND | G21 | |
| NA | GND | G14 | |
| NA | GND | G7 | |
| NA | GND | F29 | |
| NA | GND | F6 | |
| NA | GND | E30 | |
| NA | GND | E23 | |
| NA | GND | E12 | |
| NA | GND | E5 | |
| NA | GND | D31 | |
| NA | GND | D4 | |
| NA | GND | C34 | |
| NA | GND | C32 | |
| NA | GND | C25 | |
| NA | GND | C10 | |
| NA | GND | C3 | |
| NA | GND | C1 | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 5 | IO_L01N_5/RDWR_B | AU36 | | |
| 5 | IO_L01P_5/CS_B | AV36 | | |
| | | | | |
| 6 | IO_L01P_6 | AJ27 | | |
| 6 | IO_L01N_6 | AH27 | | |
| 6 | IO_L02P_6/VRN_6 | AT38 | | |
| 6 | IO_L02N_6/VRP_6 | AR37 | | |
| 6 | IO_L03P_6 | AP36 | | |
| 6 | IO_L03N_6/VREF_6 | AR36 | | |
| 6 | IO_L04P_6 | AJ28 | | |
| 6 | IO_L04N_6 | AH29 | | |
| 6 | IO_L05P_6 | AT39 | | |
| 6 | IO_L05N_6 | AR39 | | |
| 6 | IO_L06P_6 | AN34 | | |
| 6 | IO_L06N_6 | AP35 | | |
| 6 | IO_L07P_6 | AH28 | NC | |
| 6 | IO_L07N_6 | AG28 | NC | |
| 6 | IO_L08P_6 | AR38 | NC | |
| 6 | IO_L08N_6 | AP38 | NC | |
| 6 | IO_L09P_6 | AM34 | NC | |
| 6 | IO_L09N_6/VREF_6 | AM33 | NC | |
| 6 | IO_L10P_6 | AL32 | NC | |
| 6 | IO_L10N_6 | AK32 | NC | |
| 6 | IO_L11P_6 | AP37 | NC | |
| 6 | IO_L11N_6 | AN37 | NC | |
| 6 | IO_L12P_6 | AM35 | NC | |
| 6 | IO_L12N_6 | AN35 | NC | |
| 6 | IO_L19P_6 | AK31 | | |
| 6 | IO_L19N_6 | AJ30 | | |
| 6 | IO_L20P_6 | AP39 | | |
| 6 | IO_L20N_6 | AN39 | | |
| 6 | IO_L21P_6 | AK33 | | |
| 6 | IO_L21N_6/VREF_6 | AL33 | | |
| 6 | IO_L22P_6 | AJ31 | | |
| 6 | IO_L22N_6 | AH31 | | |
| 6 | IO_L23P_6 | AN38 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 6 | IO_L23N_6 | AM38 | | |
| 6 | IO_L24P_6 | AM36 | | |
| 6 | IO_L24N_6 | AN36 | | |
| 6 | IO_L25P_6 | AH30 | | |
| 6 | IO_L25N_6 | AG30 | | |
| 6 | IO_L26P_6 | AM37 | | |
| 6 | IO_L26N_6 | AL37 | | |
| 6 | IO_L27P_6 | AK34 | | |
| 6 | IO_L27N_6/VREF_6 | AL34 | | |
| 6 | IO_L28P_6 | AG29 | | |
| 6 | IO_L28N_6 | AF29 | | |
| 6 | IO_L29P_6 | AL35 | | |
| 6 | IO_L29N_6 | AK35 | | |
| 6 | IO_L30P_6 | AH33 | | |
| 6 | IO_L30N_6 | AJ33 | | |
| 6 | IO_L31P_6 | AJ32 | NC | |
| 6 | IO_L31N_6 | AH32 | NC | |
| 6 | IO_L32P_6 | AM39 | NC | |
| 6 | IO_L32N_6 | AL39 | NC | |
| 6 | IO_L33P_6 | AK36 | NC | |
| 6 | IO_L33N_6/VREF_6 | AL36 | NC | |
| 6 | IO_L34P_6 | AF28 | NC | |
| 6 | IO_L34N_6 | AE28 | NC | |
| 6 | IO_L35P_6 | AL38 | NC | |
| 6 | IO_L35N_6 | AK38 | NC | |
| 6 | IO_L36P_6 | AH34 | NC | |
| 6 | IO_L36N_6 | AJ34 | NC | |
| 6 | IO_L43P_6 | AG31 | | |
| 6 | IO_L43N_6 | AF31 | | |
| 6 | IO_L44P_6 | AK37 | | |
| 6 | IO_L44N_6 | AJ37 | | |
| 6 | IO_L45P_6 | AH36 | | |
| 6 | IO_L45N_6/VREF_6 | AJ36 | | |
| 6 | IO_L46P_6 | AF30 | | |
| 6 | IO_L46N_6 | AE30 | | |
| 6 | IO_L47P_6 | AK39 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 6 | IO_L71N_6 | AE39 | | |
| 6 | IO_L72P_6 | AD36 | | |
| 6 | IO_L72N_6 | AE36 | | |
| 6 | IO_L73P_6 | AB29 | | |
| 6 | IO_L73N_6 | AA29 | | |
| 6 | IO_L74P_6 | AE38 | | |
| 6 | IO_L74N_6 | AD38 | | |
| 6 | IO_L75P_6 | AC33 | | |
| 6 | IO_L75N_6/VREF_6 | AD33 | | |
| 6 | IO_L76P_6 | AB30 | | |
| 6 | IO_L76N_6 | AA30 | | |
| 6 | IO_L77P_6 | AD37 | | |
| 6 | IO_L77N_6 | AC37 | | |
| 6 | IO_L78P_6 | AB34 | | |
| 6 | IO_L78N_6 | AC34 | | |
| 6 | IO_L79P_6 | AB31 | | |
| 6 | IO_L79N_6 | AA31 | | |
| 6 | IO_L80P_6 | AD39 | | |
| 6 | IO_L80N_6 | AC39 | | |
| 6 | IO_L81P_6 | AB35 | | |
| 6 | IO_L81N_6/VREF_6 | AC35 | | |
| 6 | IO_L82P_6 | AB32 | | |
| 6 | IO_L82N_6 | AA32 | | |
| 6 | IO_L83P_6 | AC38 | | |
| 6 | IO_L83N_6 | AB38 | | |
| 6 | IO_L84P_6 | AA33 | | |
| 6 | IO_L84N_6 | AB33 | | |
| 6 | IO_L91P_6 | Y28 | | |
| 6 | IO_L91N_6 | Y29 | | |
| 6 | IO_L92P_6 | AB39 | | |
| 6 | IO_L92N_6 | AA39 | | |
| 6 | IO_L93P_6 | AA36 | | |
| 6 | IO_L93N_6/VREF_6 | AB36 | | |
| 6 | IO_L94P_6 | Y31 | | |
| 6 | IO_L94N_6 | Y32 | | |
| 6 | IO_L95P_6 | AA37 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 7 | IO_L26P_7 | M31 | | |
| 7 | IO_L26N_7 | L31 | | |
| 7 | IO_L25P_7 | G38 | | |
| 7 | IO_L25N_7 | H38 | | |
| 7 | IO_L24P_7 | J34 | | |
| 7 | IO_L24N_7 | K34 | | |
| 7 | IO_L23P_7 | K32 | | |
| 7 | IO_L23N_7 | K31 | | |
| 7 | IO_L22P_7 | F39 | | |
| 7 | IO_L22N_7 | G39 | | |
| 7 | IO_L21P_7/VREF_7 | G36 | | |
| 7 | IO_L21N_7 | H36 | | |
| 7 | IO_L20P_7 | N28 | | |
| 7 | IO_L20N_7 | M28 | | |
| 7 | IO_L19P_7 | G37 | | |
| 7 | IO_L19N_7 | H37 | | |
| 7 | IO_L12P_7 | J33 | NC | |
| 7 | IO_L12N_7 | K33 | NC | |
| 7 | IO_L11P_7 | M29 | NC | |
| 7 | IO_L11N_7 | L28 | NC | |
| 7 | IO_L10P_7 | E38 | NC | |
| 7 | IO_L10N_7 | F38 | NC | |
| 7 | IO_L09P_7/VREF_7 | G35 | NC | |
| 7 | IO_L09N_7 | H35 | NC | |
| 7 | IO_L08P_7 | L30 | NC | |
| 7 | IO_L08N_7 | K29 | NC | |
| 7 | IO_L07P_7 | D39 | NC | |
| 7 | IO_L07N_7 | E39 | NC | |
| 7 | IO_L06P_7 | G34 | | |
| 7 | IO_L06N_7 | H34 | | |
| 7 | IO_L05P_7 | J32 | | |
| 7 | IO_L05N_7 | H33 | | |
| 7 | IO_L04P_7 | F36 | | |
| 7 | IO_L04N_7 | F37 | | |
| 7 | IO_L03P_7/VREF_7 | E36 | | |
| 7 | IO_L03N_7 | F35 | | |

Table 14: BF957 — XC2V2000, XC2V3000, XC2V4000, and XC2V6000

| Bank | Pin Description | Pin Number | No Connect in XC2V2000 |
|------|------------------|------------|------------------------|
| 5 | IO_L73P_5 | AJ20 | |
| 5 | IO_L72N_5 | AG18 | |
| 5 | IO_L72P_5 | AG19 | |
| 5 | IO_L71N_5 | AF18 | |
| 5 | IO_L71P_5 | AF19 | |
| 5 | IO_L70N_5 | AK20 | |
| 5 | IO_L70P_5 | AK21 | |
| 5 | IO_L69N_5/VREF_5 | AH20 | |
| 5 | IO_L69P_5 | AH21 | |
| 5 | IO_L68N_5 | AD19 | |
| 5 | IO_L68P_5 | AD20 | |
| 5 | IO_L67N_5 | AL21 | |
| 5 | IO_L67P_5 | AL22 | |
| 5 | IO_L54N_5 | AG20 | |
| 5 | IO_L54P_5 | AG21 | |
| 5 | IO_L53N_5 | AB19 | |
| 5 | IO_L53P_5 | AB20 | |
| 5 | IO_L52N_5 | AJ21 | |
| 5 | IO_L52P_5 | AJ22 | |
| 5 | IO_L51N_5/VREF_5 | AF20 | |
| 5 | IO_L51P_5 | AF21 | |
| 5 | IO_L50N_5 | AE20 | |
| 5 | IO_L50P_5 | AE21 | |
| 5 | IO_L49N_5 | AK22 | |
| 5 | IO_L49P_5 | AK23 | |
| 5 | IO_L30N_5 | AJ23 | NC |
| 5 | IO_L30P_5 | AJ24 | NC |
| 5 | IO_L29N_5 | AC20 | NC |
| 5 | IO_L29P_5 | AC21 | NC |
| 5 | IO_L28N_5 | AL23 | NC |
| 5 | IO_L28P_5 | AL24 | NC |
| 5 | IO_L27N_5/VREF_5 | AL25 | NC |
| 5 | IO_L27P_5 | AL26 | NC |
| 5 | IO_L26N_5 | AD21 | NC |
| 5 | IO_L26P_5 | AD22 | NC |
| 5 | IO_L25N_5 | AH23 | NC |
| 5 | IO_L25P_5 | AH24 | NC |
| 5 | IO_L24N_5 | AG22 | |