

Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 768 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 589824 |
| Number of I/O | 264 |
| Number of Gates | 500000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 456-BBGA |
| Supplier Device Package | 456-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc2v500-5fgg456c |




Figure 3: Double Data Rate Registers

The DDR mechanism shown in [Figure 3](#) can be used to mirror a copy of the clock on the output. This is useful for propagating a clock along the data that has an identical delay. It is also useful for multiple clock generation, where there is a unique clock driver for every clock load. Virtex-II devices can produce many copies of a clock with very little skew.

Each group of two registers has a clock enable signal (ICE for the input registers, OCE for the output registers, and TCE for the 3-state registers). The clock enable signals are active High by default. If left unconnected, the clock enable for that storage element defaults to the active state.

Each IOB block has common synchronous or asynchronous set and reset (SR and REV signals).

SR forces the storage element into the state specified by the SRHIGH or SRLOW attribute. SRHIGH forces a logic “1”. SRLOW forces a logic “0”. When SR is used, a second input (REV) forces the storage element into the opposite state. The reset condition predominates over the set condition. The initial state after configuration or global initialization state is defined by a separate INIT0 and INIT1 attribute. By default, the SRLOW attribute forces INIT0, and the SRHIGH attribute forces INIT1.

For each storage element, the SRHIGH, SRLOW, INIT0, and INIT1 attributes are independent. Synchronous or asynchronous set / reset is consistent in an IOB block.

All the control signals have independent polarity. Any inverter placed on a control input is automatically absorbed.

Each register or latch (independent of all other registers or latches) (see [Figure 4](#)) can be configured as follows:

- No set or reset
- Synchronous set
- Synchronous reset
- Synchronous set and reset
- Asynchronous set (preset)
- Asynchronous reset (clear)
- Asynchronous set and reset (preset and clear)

The synchronous reset overrides a set, and an asynchronous clear overrides a preset.




Figure 4: Register / Latch Configuration in an IOB Block




Figure 5: LVTTL, LVCMS or PCI SelectI/O-Ultra Standards

Input/Output Individual Options

Each device pad has optional pull-up and pull-down in all SelectI/O-Ultra configurations. Each device pad has optional weak-keeper in LVTTL, LVCMS, and PCI SelectI/O-Ultra configurations, as illustrated in [Figure 5](#). Values of the optional pull-up and pull-down resistors are in the range 10 - 60 K Ω , which is the specification for V_{CCO} when operating at 3.3V (from 3.0 to 3.6V only). The clamp diode is always present, even when power is not.

The optional weak-keeper circuit is connected to each user I/O pad. When selected, the circuit monitors the voltage on the pad and weakly drives the pin High or Low. If the pin is connected to a multiple-source signal, the weak-keeper holds the signal in its last state if all drivers are disabled. Maintaining a valid logic level in this way eliminates bus chatter. An enabled pull-up or pull-down overrides the weak-keeper circuit.

LVTTL sinks and sources current up to 24 mA. The current is programmable for LVTTL and LVCMS SelectI/O-Ultra standards (see [Table 4](#)). Drive-strength and slew-rate controls for each output driver, minimize bus transients. For LVDCI and LVDCI_DV2 standards, drive strength and slew-rate controls are not available.




Figure 39: Virtex-II Clock Distribution Configurations

Global clock buffers are used to distribute the clock to some or all synchronous logic elements (such as registers in CLBs and IOBs, and SelectRAM blocks).

Eight global clocks can be used in each quadrant of the Virtex-II device. Designers should consider the clock distribution detail of the device prior to pin-locking and floorplanning (see the *Virtex-II User Guide*).

Figure 40 shows clock distribution in Virtex-II devices.

In each quadrant, up to eight clocks are organized in clock rows. A clock row supports up to 16 CLB rows (eight up and eight down). For the largest devices a new clock row is added, as necessary.

To reduce power consumption, any unused clock branches remain static.

Global clocks are driven by dedicated clock buffers (BUFG), which can also be used to gate the clock (BUFGCE) or to multiplex between two independent clock inputs (BUFGMUX).




Figure 40: Virtex-II Clock Distribution

The most common configuration option of this element is as a buffer. A BUFG function in this (global buffer) mode, is shown in **Figure 41**.




Figure 41: Virtex-II BUFG Function

The Virtex-II global clock buffer BUFG can also be configured as a clock enable/disable circuit (**Figure 42**), as well as a two-input clock multiplexer (**Figure 43**). A functional description of these two options is provided below. Each of

them can be used in either of two modes, selected by configuration: rising clock edge or falling clock edge.

This section describes the rising clock edge option. For the opposite option, falling clock edge, just change all "rising" references to "falling" and all "High" references to "Low", except for the description of the CE or S levels. The rising clock edge option uses the BUFGCE and BUFGMUX primitives. The falling clock edge option uses the BUFGCE_1 and BUFGMUX_1 primitives.

BUFGCE

If the CE input is active (High) prior to the incoming rising clock edge, this Low-to-High-to-Low clock pulse passes through the clock buffer. Any level change of CE during the incoming clock High time has no effect.

Virtex-II FPGA device. Timing is similar to the Slave Serial-MAP mode except that CCLK is supplied by the Virtex-II FPGA.

Boundary-Scan (JTAG, IEEE 1532) Mode

In Boundary-Scan mode, dedicated pins are used for configuring the Virtex-II device. The configuration is done entirely through the IEEE 1149.1 Test Access Port (TAP). Virtex-II device configuration using Boundary-Scan is compatible with the IEEE 1149.1-1993 standard and the new

IEEE 1532 standard for In-System Configurable (ISC) devices. The IEEE 1532 standard is backward compliant with the IEEE 1149.1-1993 TAP and state machine. The IEEE Standard 1532 for In-System Configurable (ISC) devices is intended to be programmed, reprogrammed, or tested on the board via a physical and logical protocol.

Configuration through the Boundary-Scan port is always available, independent of the mode selection. Selecting the Boundary-Scan mode simply turns off the other modes.

Table 25: Virtex-II Configuration Mode Pin Settings

| Configuration Mode ⁽¹⁾ | M2 | M1 | M0 | CCLK Direction | Data Width | Serial D _{OUT} ⁽²⁾ |
|-----------------------------------|----|----|----|----------------|------------|--|
| Master Serial | 0 | 0 | 0 | Out | 1 | Yes |
| Slave Serial | 1 | 1 | 1 | In | 1 | Yes |
| Master SelectMAP | 0 | 1 | 1 | Out | 8 | No |
| Slave SelectMAP | 1 | 1 | 0 | In | 8 | No |
| Boundary-Scan | 1 | 0 | 1 | N/A | 1 | No |

Notes:

1. The HSWAP_EN pin controls the pull-ups. Setting M2, M1, and M0 selects the configuration mode, while the HSWAP_EN pin controls whether or not the pull-ups are used.
2. Daisy chaining is possible only in modes where Serial D_{OUT} is used. For example, in SelectMAP modes, the first device does NOT support daisy chaining of downstream devices.

Table 26 lists the total number of bits required to configure each device.

Table 26: Virtex-II Bitstream Lengths

| Device | # of Configuration Bits |
|----------|-------------------------|
| XC2V40 | 338,976 |
| XC2V80 | 598,816 |
| XC2V250 | 1,593,632 |
| XC2V500 | 2,560,544 |
| XC2V1000 | 4,082,592 |
| XC2V1500 | 5,170,208 |
| XC2V2000 | 6,812,960 |
| XC2V3000 | 10,494,368 |
| XC2V4000 | 15,659,936 |
| XC2V6000 | 21,849,504 |
| XC2V8000 | 26,194,208 |

Configuration Sequence

The configuration of Virtex-II devices is a three-phase process after Power On Reset or POR. POR occurs when V_{CCINT} is greater than 1.2V, V_{CCAUX} is greater than 2.5V,

and V_{CCO} (bank 4) is greater than 1.5V. Once the POR voltages have been reached, the three-phase process begins.

First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user. The INIT_B pin can be held Low using an open-drain driver. An open-drain is required since INIT_B is a bidirectional open-drain pin that is held Low by a Virtex-II FPGA device while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

The configuration process can also be initiated by asserting the PROG_B pin. The end of the memory-clearing phase is signaled by the INIT_B pin going High, and the completion of the entire process is signaled by the DONE pin going High. The Global Set/Reset (GSR) signal is pulsed after the last frame of configuration data is written but before the start-up sequence. The GSR signal resets all flip-flops on the device.

The default start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary. One CCLK cycle later, the Global Write Enable (GWE) signal is released. This permits the internal storage ele-




Figure 5: SelectMAP Mode Data Loading Sequence (Generic)

Table 32: SelectMAP Mode Write Timing Characteristics

| | Description | Figure References | Symbol | Value | Units |
|------|-------------------------------------|-------------------|-------------------------|---------|----------|
| CCLK | DATA[0:7] setup/hold | 1/2 | T_{SMDCC}/T_{SMCCD} | 5.0/0.0 | ns, min |
| | CS_B setup/hold | 3/4 | T_{SMCSCC}/T_{SMCCCS} | 7.0/0.0 | ns, min |
| | RDWR_B setup/hold | 5/6 | T_{SMCCW}/T_{SMWCC} | 7.0/0.0 | ns, min |
| | BUSY propagation delay | 7 | T_{SMCKBY} | 12.0 | ns, max |
| | Maximum start-up frequency | | $F_{CC_STARTUP}$ | 50 | MHz, max |
| | Maximum frequency | | $F_{CC_SELECTMAP}$ | 50 | MHz, max |
| | Maximum frequency with no handshake | | F_{CCNH} | 50 | MHz, max |

Virtex-II Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, With DCM


Table 34: Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, With DCM

| Description | Symbol | Device | Speed Grade | | | Units |
|--|----------------|----------|-------------|------|------|-------|
| | | | -6 | -5 | -4 | |
| LVTTL Global Clock Input to Output delay using Output flip-flop, 12 mA, Fast Slew Rate, <i>with</i> DCM. For data <i>output</i> with different standards, adjust the delays with the values shown in IOB Output Switching Characteristics Standard Adjustments, page 14 . | | | | | | |
| Global Clock and OFF with DCM | $T_{ICKOFDCM}$ | XC2V40 | 1.10 | 1.28 | 1.48 | ns |
| | | XC2V80 | 1.10 | 1.28 | 1.48 | ns |
| | | XC2V250 | 1.10 | 1.28 | 1.48 | ns |
| | | XC2V500 | 1.10 | 1.28 | 1.48 | ns |
| | | XC2V1000 | 1.10 | 1.28 | 1.48 | ns |
| | | XC2V1500 | 1.10 | 1.28 | 1.48 | ns |
| | | XC2V2000 | 1.10 | 1.28 | 1.48 | ns |
| | | XC2V3000 | 1.19 | 1.38 | 1.59 | ns |
| | | XC2V4000 | 1.19 | 1.38 | 1.59 | ns |
| | | XC2V6000 | 1.64 | 1.88 | 2.17 | ns |
| | | XC2V8000 | | 1.88 | 2.17 | ns |

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Output timing is measured at 50% V_{CC} threshold with test setup shown in [Figure 1](#). For other I/O standards, see [Table 19](#).


FG256/FGG256 Fine-Pitch BGA Package Specifications (1.00mm pitch)



256-BALL FINE PITCH BGA (FG256/FGG256)

Figure 2: FG256/FGG256 Fine-Pitch BGA Package Specifications

FG456/FGG456 Fine-Pitch BGA Package Specifications (1.00mm pitch)



456-BALL FINE PITCH BGA (FG456/FGG456)

Figure 3: FG456/FGG456 Fine-Pitch BGA Package Specifications

Table 8: FG676/FGG676 BGA — XC2V1500, XC2V2000, and XC2V3000

| Bank | Pin Description | Pin Number | No Connect in XC2V1500 | No Connect in XC2V2000 |
|------|-----------------|------------|------------------------|------------------------|
| 3 | VCCO_3 | V19 | | |
| 3 | VCCO_3 | U25 | | |
| 3 | VCCO_3 | U19 | | |
| 3 | VCCO_3 | T18 | | |
| 3 | VCCO_3 | R18 | | |
| 3 | VCCO_3 | P18 | | |
| 4 | VCCO_4 | AE20 | | |
| 4 | VCCO_4 | AE17 | | |
| 4 | VCCO_4 | W18 | | |
| 4 | VCCO_4 | W17 | | |
| 4 | VCCO_4 | V16 | | |
| 4 | VCCO_4 | V15 | | |
| 4 | VCCO_4 | V14 | | |
| 5 | VCCO_5 | AE10 | | |
| 5 | VCCO_5 | AE7 | | |
| 5 | VCCO_5 | W10 | | |
| 5 | VCCO_5 | W9 | | |
| 5 | VCCO_5 | V13 | | |
| 5 | VCCO_5 | V12 | | |
| 5 | VCCO_5 | V11 | | |
| 6 | VCCO_6 | Y2 | | |
| 6 | VCCO_6 | V8 | | |
| 6 | VCCO_6 | U8 | | |
| 6 | VCCO_6 | U2 | | |
| 6 | VCCO_6 | T9 | | |
| 6 | VCCO_6 | R9 | | |
| 6 | VCCO_6 | P9 | | |
| 7 | VCCO_7 | N9 | | |
| 7 | VCCO_7 | M9 | | |
| 7 | VCCO_7 | L9 | | |
| 7 | VCCO_7 | K8 | | |
| 7 | VCCO_7 | K2 | | |
| 7 | VCCO_7 | J8 | | |
| 7 | VCCO_7 | G2 | | |
| | | | | |
| NA | CCLK | AB21 | | |
| NA | PROG_B | C4 | | |

Table 9: BG575/BGG575 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in XC2V1000 | No Connect in XC2V1500 |
|------|------------------|------------|------------------------|------------------------|
| 2 | IO_L01P_2 | D23 | | |
| 2 | IO_L02N_2/VRP_2 | E21 | | |
| 2 | IO_L02P_2/VRN_2 | E22 | | |
| 2 | IO_L03N_2 | F21 | | |
| 2 | IO_L03P_2/VREF_2 | F20 | | |
| 2 | IO_L04N_2 | G20 | | |
| 2 | IO_L04P_2 | G19 | | |
| 2 | IO_L06N_2 | H18 | | |
| 2 | IO_L06P_2 | J17 | | |
| 2 | IO_L19N_2 | D24 | | |
| 2 | IO_L19P_2 | E23 | | |
| 2 | IO_L21N_2 | E24 | | |
| 2 | IO_L21P_2/VREF_2 | F24 | | |
| 2 | IO_L22N_2 | F23 | | |
| 2 | IO_L22P_2 | G23 | | |
| 2 | IO_L24N_2 | G21 | | |
| 2 | IO_L24P_2 | G22 | | |
| 2 | IO_L43N_2 | H19 | | |
| 2 | IO_L43P_2 | H20 | | |
| 2 | IO_L45N_2 | J18 | | |
| 2 | IO_L45P_2/VREF_2 | J19 | | |
| 2 | IO_L46N_2 | K17 | | |
| 2 | IO_L46P_2 | K18 | | |
| 2 | IO_L48N_2 | H23 | | |
| 2 | IO_L48P_2 | H24 | | |
| 2 | IO_L49N_2 | H21 | | |
| 2 | IO_L49P_2 | H22 | | |
| 2 | IO_L51N_2 | J24 | | |
| 2 | IO_L51P_2/VREF_2 | K24 | | |
| 2 | IO_L52N_2 | J22 | | |
| 2 | IO_L52P_2 | J23 | | |
| 2 | IO_L54N_2 | J20 | | |
| 2 | IO_L54P_2 | J21 | | |
| 2 | IO_L67N_2 | K19 | NC | |
| 2 | IO_L67P_2 | K20 | NC | |
| 2 | IO_L69N_2 | L17 | NC | |

Table 9: BG575/BGG575 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in XC2V1000 | No Connect in XC2V1500 |
|------|------------------------|------------|------------------------|------------------------|
| 5 | IO_L52N_5 | AA9 | | |
| 5 | IO_L52P_5 | Y9 | | |
| 5 | IO_L51N_5/VREF_5 | W9 | | |
| 5 | IO_L51P_5 | V9 | | |
| 5 | IO_L49N_5 | AD8 | | |
| 5 | IO_L49P_5 | AD6 | | |
| 5 | IO_L24N_5 | AC8 | | |
| 5 | IO_L24P_5 | AC7 | | |
| 5 | IO_L22N_5 | AB8 | | |
| 5 | IO_L22P_5 | AA8 | | |
| 5 | IO_L21N_5/VREF_5 | W8 | | |
| 5 | IO_L21P_5 | Y8 | | |
| 5 | IO_L19N_5 | AD5 | | |
| 5 | IO_L19P_5 | AD4 | | |
| 5 | IO_L06N_5 | AC6 | | |
| 5 | IO_L06P_5 | AC5 | | |
| 5 | IO_L05N_5/VRP_5 | AB7 | | |
| 5 | IO_L05P_5/VRN_5 | AA7 | | |
| 5 | IO_L04N_5 | AB5 | | |
| 5 | IO_L04P_5/VREF_5 | AA5 | | |
| 5 | IO_L03N_5/D4/ALT_VRP_5 | AA6 | | |
| 5 | IO_L03P_5/D5/ALT_VRN_5 | Y6 | | |
| 5 | IO_L02N_5/D6 | Y7 | | |
| 5 | IO_L02P_5/D7 | W7 | | |
| 5 | IO_L01N_5/RDWR_B | V8 | | |
| 5 | IO_L01P_5/CS_B | U9 | | |
| 6 | IO_L01P_6 | AB2 | | |
| 6 | IO_L01N_6 | AB1 | | |
| 6 | IO_L02P_6/VRN_6 | AA3 | | |
| 6 | IO_L02N_6/VRP_6 | AA2 | | |
| 6 | IO_L03P_6 | Y4 | | |
| 6 | IO_L03N_6/VREF_6 | Y3 | | |
| 6 | IO_L04P_6 | W4 | | |
| 6 | IO_L04N_6 | W5 | | |
| 6 | IO_L06P_6 | V5 | | |

BG728/BGG728 Standard BGA Package

As shown in [Table 10](#), XC2V3000 Virtex-II devices are available in the BG728/BGG728 BGA package. Following this table are the [BG728/BGG728 Standard BGA Package Specifications \(1.27mm pitch\)](#).

Table 10: BG728 BGA — XC2V3000

| Bank | Pin Description | Pin Number |
|------|------------------|------------|
| 0 | IO_L01N_0 | B3 |
| 0 | IO_L01P_0 | A3 |
| 0 | IO_L02N_0 | B4 |
| 0 | IO_L02P_0 | A4 |
| 0 | IO_L03N_0/VRP_0 | C5 |
| 0 | IO_L03P_0/VRN_0 | C6 |
| 0 | IO_L04N_0/VREF_0 | B5 |
| 0 | IO_L04P_0 | A5 |
| 0 | IO_L05N_0 | E6 |
| 0 | IO_L05P_0 | D6 |
| 0 | IO_L06N_0 | B6 |
| 0 | IO_L06P_0 | A6 |
| 0 | IO_L19N_0 | E7 |
| 0 | IO_L19P_0 | D8 |
| 0 | IO_L21N_0 | F8 |
| 0 | IO_L21P_0/VREF_0 | E8 |
| 0 | IO_L22N_0 | C7 |
| 0 | IO_L22P_0 | C8 |
| 0 | IO_L24N_0 | B7 |
| 0 | IO_L24P_0 | A7 |
| 0 | IO_L25N_0 | H9 |
| 0 | IO_L25P_0 | J9 |
| 0 | IO_L27N_0 | F9 |
| 0 | IO_L27P_0/VREF_0 | G9 |
| 0 | IO_L28N_0 | E9 |
| 0 | IO_L28P_0 | D9 |
| 0 | IO_L30N_0 | C9 |
| 0 | IO_L30P_0 | B9 |
| 0 | IO_L49N_0 | A8 |
| 0 | IO_L49P_0 | A9 |
| 0 | IO_L51N_0 | G10 |
| 0 | IO_L51P_0/VREF_0 | H10 |
| 0 | IO_L52N_0 | F10 |

Table 10: BG728 BGA — XC2V3000

| Bank | Pin Description | Pin Number |
|------|------------------|------------|
| 3 | IO_L72N_3 | T20 |
| 3 | IO_L72P_3 | T19 |
| 3 | IO_L70N_3 | U27 |
| 3 | IO_L70P_3 | U26 |
| 3 | IO_L69N_3/VREF_3 | U25 |
| 3 | IO_L69P_3 | V25 |
| 3 | IO_L67N_3 | U21 |
| 3 | IO_L67P_3 | U20 |
| 3 | IO_L54N_3 | V27 |
| 3 | IO_L54P_3 | V26 |
| 3 | IO_L52N_3 | V24 |
| 3 | IO_L52P_3 | V23 |
| 3 | IO_L51N_3/VREF_3 | V22 |
| 3 | IO_L51P_3 | W22 |
| 3 | IO_L49N_3 | V21 |
| 3 | IO_L49P_3 | V20 |
| 3 | IO_L48N_3 | W27 |
| 3 | IO_L48P_3 | Y27 |
| 3 | IO_L46N_3 | W26 |
| 3 | IO_L46P_3 | W25 |
| 3 | IO_L45N_3/VREF_3 | W24 |
| 3 | IO_L45P_3 | W23 |
| 3 | IO_L43N_3 | W21 |
| 3 | IO_L43P_3 | W20 |
| 3 | IO_L28N_3 | W19 |
| 3 | IO_L28P_3 | Y19 |
| 3 | IO_L27N_3/VREF_3 | Y25 |
| 3 | IO_L27P_3 | Y24 |
| 3 | IO_L25N_3 | Y23 |
| 3 | IO_L25P_3 | AA23 |
| 3 | IO_L24N_3 | Y22 |
| 3 | IO_L24P_3 | Y21 |
| 3 | IO_L22N_3 | AA27 |
| 3 | IO_L22P_3 | AB27 |
| 3 | IO_L21N_3/VREF_3 | AA26 |
| 3 | IO_L21P_3 | AA25 |

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in the XC2V1000 | No Connect in the XC2V1500 |
|------|------------------|------------|----------------------------|----------------------------|
| 7 | IO_L52P_7 | J29 | | |
| 7 | IO_L52N_7 | K29 | | |
| 7 | IO_L51P_7/VREF_7 | K27 | | |
| 7 | IO_L51N_7 | J27 | | |
| 7 | IO_L50P_7 | L24 | | |
| 7 | IO_L50N_7 | K24 | | |
| 7 | IO_L49P_7 | H27 | | |
| 7 | IO_L49N_7 | J28 | | |
| 7 | IO_L48P_7 | H26 | | |
| 7 | IO_L48N_7 | J26 | | |
| 7 | IO_L47P_7 | K25 | | |
| 7 | IO_L47N_7 | J25 | | |
| 7 | IO_L46P_7 | H28 | | |
| 7 | IO_L46N_7 | H29 | | |
| 7 | IO_L45P_7/VREF_7 | G28 | | |
| 7 | IO_L45N_7 | F28 | | |
| 7 | IO_L44P_7 | L23 | | |
| 7 | IO_L44N_7 | K23 | | |
| 7 | IO_L43P_7 | F30 | | |
| 7 | IO_L43N_7 | G30 | | |
| 7 | IO_L24P_7 | F26 | | |
| 7 | IO_L24N_7 | G27 | | |
| 7 | IO_L23P_7 | J24 | | |
| 7 | IO_L23N_7 | H24 | | |
| 7 | IO_L22P_7 | F29 | | |
| 7 | IO_L22N_7 | G29 | | |
| 7 | IO_L21P_7/VREF_7 | G26 | | |
| 7 | IO_L21N_7 | G25 | | |
| 7 | IO_L20P_7 | H25 | | |
| 7 | IO_L20N_7 | G24 | | |
| 7 | IO_L19P_7 | D30 | | |
| 7 | IO_L19N_7 | E30 | | |
| 7 | IO_L06P_7 | E27 | | |
| 7 | IO_L06N_7 | F27 | | |
| 7 | IO_L05P_7 | J23 | | |
| 7 | IO_L05N_7 | H22 | | |
| 7 | IO_L04P_7 | C29 | | |

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in the XC2V1000 | No Connect in the XC2V1500 |
|-------|-----------------|------------|----------------------------|----------------------------|
| 6 | VCCO_6 | AF29 | | |
| 6 | VCCO_6 | AA22 | | |
| 6 | VCCO_6 | Y22 | | |
| 6 | VCCO_6 | Y21 | | |
| 6 | VCCO_6 | W22 | | |
| 6 | VCCO_6 | W21 | | |
| 6 | VCCO_6 | V28 | | |
| 6 | VCCO_6 | V22 | | |
| 6 | VCCO_6 | V21 | | |
| 6 | VCCO_6 | U21 | | |
| 6 | VCCO_6 | T21 | | |
| 7 | VCCO_7 | R21 | | |
| 7 | VCCO_7 | P21 | | |
| 7 | VCCO_7 | N28 | | |
| 7 | VCCO_7 | N22 | | |
| 7 | VCCO_7 | N21 | | |
| 7 | VCCO_7 | M22 | | |
| 7 | VCCO_7 | M21 | | |
| 7 | VCCO_7 | L22 | | |
| 7 | VCCO_7 | L21 | | |
| 7 | VCCO_7 | K22 | | |
| 7 | VCCO_7 | E29 | | |
| <hr/> | | | | |
| NA | CCLK | AF6 | | |
| NA | PROG_B | B28 | | |
| NA | DONE | AG5 | | |
| NA | M0 | AF25 | | |
| NA | M1 | AG26 | | |
| NA | M2 | AH27 | | |
| NA | HSWAP_EN | C27 | | |
| NA | TCK | D5 | | |
| NA | TDI | A29 | | |
| NA | TDO | B3 | | |
| NA | TMS | C4 | | |
| NA | PWRDWN_B | AH4 | | |
| NA | DXN | D26 | | |
| NA | DXP | E25 | | |

Table 11: FF896 BGA — XC2V1000, XC2V1500, and XC2V2000

| Bank | Pin Description | Pin Number | No Connect in the XC2V1000 | No Connect in the XC2V1500 |
|------|-----------------|------------|----------------------------|----------------------------|
| NA | GND | AC1 | | |
| NA | GND | AA28 | | |
| NA | GND | AA3 | | |
| NA | GND | W26 | | |
| NA | GND | W19 | | |
| NA | GND | W18 | | |
| NA | GND | W17 | | |
| NA | GND | W16 | | |
| NA | GND | W15 | | |
| NA | GND | W14 | | |
| NA | GND | W13 | | |
| NA | GND | W12 | | |
| NA | GND | W5 | | |
| NA | GND | V19 | | |
| NA | GND | V18 | | |
| NA | GND | V17 | | |
| NA | GND | V16 | | |
| NA | GND | V15 | | |
| NA | GND | V14 | | |
| NA | GND | V13 | | |
| NA | GND | V12 | | |
| NA | GND | U24 | | |
| NA | GND | U19 | | |
| NA | GND | U18 | | |
| NA | GND | U17 | | |
| NA | GND | U16 | | |
| NA | GND | U15 | | |
| NA | GND | U14 | | |
| NA | GND | U13 | | |
| NA | GND | U12 | | |
| NA | GND | U7 | | |
| NA | GND | T19 | | |
| NA | GND | T18 | | |
| NA | GND | T17 | | |
| NA | GND | T16 | | |
| NA | GND | T15 | | |
| NA | GND | T14 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 3 | IO_L82N_3 | AA4 | | |
| 3 | IO_L82P_3 | AB4 | | |
| 3 | IO_L81N_3/VREF_3 | AB11 | | |
| 3 | IO_L81P_3 | AA11 | | |
| 3 | IO_L80N_3 | AC1 | | |
| 3 | IO_L80P_3 | AD1 | | |
| 3 | IO_L79N_3 | AA7 | | |
| 3 | IO_L79P_3 | AB7 | | |
| 3 | IO_L78N_3 | AB12 | | |
| 3 | IO_L78P_3 | AA12 | | |
| 3 | IO_L77N_3 | AC2 | | |
| 3 | IO_L77P_3 | AC3 | | |
| 3 | IO_L76N_3 | AB5 | | |
| 3 | IO_L76P_3 | AC5 | | |
| 3 | IO_L75N_3/VREF_3 | AD9 | | |
| 3 | IO_L75P_3 | AC9 | | |
| 3 | IO_L74N_3 | AD2 | | |
| 3 | IO_L74P_3 | AE2 | | |
| 3 | IO_L73N_3 | AB6 | | |
| 3 | IO_L73P_3 | AC6 | | |
| 3 | IO_L72N_3 | AD10 | | |
| 3 | IO_L72P_3 | AC10 | | |
| 3 | IO_L71N_3 | AD3 | | |
| 3 | IO_L71P_3 | AE3 | | |
| 3 | IO_L70N_3 | AC7 | | |
| 3 | IO_L70P_3 | AD7 | | |
| 3 | IO_L69N_3/VREF_3 | AE8 | | |
| 3 | IO_L69P_3 | AD8 | | |
| 3 | IO_L68N_3 | AE1 | | |
| 3 | IO_L68P_3 | AF1 | | |
| 3 | IO_L67N_3 | AD4 | | |
| 3 | IO_L67P_3 | AE4 | | |
| 3 | IO_L60N_3 | AD12 | | |
| 3 | IO_L60P_3 | AC12 | | |
| 3 | IO_L59N_3 | AF3 | | |
| 3 | IO_L59P_3 | AG3 | | |

Table 13: FF1517 BGA — XC2V4000, XC2V6000, and XC2V8000

| Bank | Pin Description | Pin Number | No Connect in the XC2V4000 | No Connect in the XC2V6000 |
|------|------------------|------------|----------------------------|----------------------------|
| 6 | IO_L23N_6 | AM38 | | |
| 6 | IO_L24P_6 | AM36 | | |
| 6 | IO_L24N_6 | AN36 | | |
| 6 | IO_L25P_6 | AH30 | | |
| 6 | IO_L25N_6 | AG30 | | |
| 6 | IO_L26P_6 | AM37 | | |
| 6 | IO_L26N_6 | AL37 | | |
| 6 | IO_L27P_6 | AK34 | | |
| 6 | IO_L27N_6/VREF_6 | AL34 | | |
| 6 | IO_L28P_6 | AG29 | | |
| 6 | IO_L28N_6 | AF29 | | |
| 6 | IO_L29P_6 | AL35 | | |
| 6 | IO_L29N_6 | AK35 | | |
| 6 | IO_L30P_6 | AH33 | | |
| 6 | IO_L30N_6 | AJ33 | | |
| 6 | IO_L31P_6 | AJ32 | NC | |
| 6 | IO_L31N_6 | AH32 | NC | |
| 6 | IO_L32P_6 | AM39 | NC | |
| 6 | IO_L32N_6 | AL39 | NC | |
| 6 | IO_L33P_6 | AK36 | NC | |
| 6 | IO_L33N_6/VREF_6 | AL36 | NC | |
| 6 | IO_L34P_6 | AF28 | NC | |
| 6 | IO_L34N_6 | AE28 | NC | |
| 6 | IO_L35P_6 | AL38 | NC | |
| 6 | IO_L35N_6 | AK38 | NC | |
| 6 | IO_L36P_6 | AH34 | NC | |
| 6 | IO_L36N_6 | AJ34 | NC | |
| 6 | IO_L43P_6 | AG31 | | |
| 6 | IO_L43N_6 | AF31 | | |
| 6 | IO_L44P_6 | AK37 | | |
| 6 | IO_L44N_6 | AJ37 | | |
| 6 | IO_L45P_6 | AH36 | | |
| 6 | IO_L45N_6/VREF_6 | AJ36 | | |
| 6 | IO_L46P_6 | AF30 | | |
| 6 | IO_L46N_6 | AE30 | | |
| 6 | IO_L47P_6 | AK39 | | |

Table 14: BF957 — XC2V2000, XC2V3000, XC2V4000, and XC2V6000

| Bank | Pin Description | Pin Number | No Connect in XC2V2000 |
|------|------------------|------------|------------------------|
| 6 | IO_L20P_6 | AD25 | |
| 6 | IO_L20N_6 | AC24 | |
| 6 | IO_L21P_6 | AG30 | |
| 6 | IO_L21N_6/VREF_6 | AF30 | |
| 6 | IO_L22P_6 | AD26 | |
| 6 | IO_L22N_6 | AC26 | |
| 6 | IO_L23P_6 | AF29 | |
| 6 | IO_L23N_6 | AD29 | |
| 6 | IO_L24P_6 | AE28 | |
| 6 | IO_L24N_6 | AD28 | |
| 6 | IO_L25P_6 | AB24 | NC |
| 6 | IO_L25N_6 | AA24 | NC |
| 6 | IO_L27P_6 | AC25 | NC |
| 6 | IO_L27N_6/VREF_6 | AB25 | NC |
| 6 | IO_L43P_6 | AF31 | |
| 6 | IO_L43N_6 | AE31 | |
| 6 | IO_L44P_6 | AA23 | |
| 6 | IO_L44N_6 | Y23 | |
| 6 | IO_L45P_6 | AE30 | |
| 6 | IO_L45N_6/VREF_6 | AC30 | |
| 6 | IO_L46P_6 | AC28 | |
| 6 | IO_L46N_6 | AA28 | |
| 6 | IO_L47P_6 | AD27 | |
| 6 | IO_L47N_6 | AC27 | |
| 6 | IO_L48P_6 | AA25 | |
| 6 | IO_L48N_6 | Y25 | |
| 6 | IO_L49P_6 | AC29 | |
| 6 | IO_L49N_6 | AB29 | |
| 6 | IO_L50P_6 | AB27 | |
| 6 | IO_L50N_6 | AA27 | |
| 6 | IO_L51P_6 | AA26 | |
| 6 | IO_L51N_6/VREF_6 | Y26 | |
| 6 | IO_L52P_6 | AD31 | |
| 6 | IO_L52N_6 | AC31 | |
| 6 | IO_L53P_6 | W22 | |
| 6 | IO_L53N_6 | V22 | |
| 6 | IO_L54P_6 | Y27 | |
| 6 | IO_L54N_6 | W27 | |

Table 14: BF957 — XC2V2000, XC2V3000, XC2V4000, and XC2V6000

| Bank | Pin Description | Pin Number | No Connect in XC2V2000 |
|------|------------------|------------|------------------------|
| 7 | IO_L96N_7 | R27 | |
| 7 | IO_L95P_7 | R24 | |
| 7 | IO_L95N_7 | N24 | |
| 7 | IO_L94P_7 | T29 | |
| 7 | IO_L94N_7 | R29 | |
| 7 | IO_L93P_7/VREF_7 | R31 | |
| 7 | IO_L93N_7 | P31 | |
| 7 | IO_L92P_7 | R26 | |
| 7 | IO_L92N_7 | P26 | |
| 7 | IO_L91P_7 | R30 | |
| 7 | IO_L91N_7 | P30 | |
| 7 | IO_L78P_7 | R25 | |
| 7 | IO_L78N_7 | P25 | |
| 7 | IO_L77P_7 | R28 | |
| 7 | IO_L77N_7 | P28 | |
| 7 | IO_L76P_7 | N31 | |
| 7 | IO_L76N_7 | M31 | |
| 7 | IO_L75P_7/VREF_7 | R23 | |
| 7 | IO_L75N_7 | P23 | |
| 7 | IO_L74P_7 | N30 | |
| 7 | IO_L74N_7 | M30 | |
| 7 | IO_L73P_7 | P27 | |
| 7 | IO_L73N_7 | N27 | |
| 7 | IO_L72P_7 | P22 | |
| 7 | IO_L72N_7 | N22 | |
| 7 | IO_L71P_7 | N29 | |
| 7 | IO_L71N_7 | M29 | |
| 7 | IO_L70P_7 | N28 | |
| 7 | IO_L70N_7 | M28 | |
| 7 | IO_L69P_7/VREF_7 | N26 | |
| 7 | IO_L69N_7 | M26 | |
| 7 | IO_L68P_7 | L31 | |
| 7 | IO_L68N_7 | K31 | |
| 7 | IO_L67P_7 | M27 | |
| 7 | IO_L67N_7 | L27 | |
| 7 | IO_L54P_7 | N23 | |
| 7 | IO_L54N_7 | M23 | |
| 7 | IO_L53P_7 | L30 | |