



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART, USB OTG
Peripherals	DMA, I ² S, LVD, POR, PWM
Number of I/O	48
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 17x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pcf51jf128vlh

Table of Contents

1 Ordering parts.....	3	5.4.1 Thermal operating requirements.....	20
1.1 Determining valid orderable parts.....	3	5.4.2 Thermal attributes.....	20
2 Part identification.....	3	6 Peripheral operating requirements and behaviors.....	21
2.1 Description.....	3	6.1 Core modules.....	21
2.2 Format.....	3	6.1.1 Debug specifications.....	21
2.3 Fields.....	3	6.2 System modules.....	21
2.4 Example.....	4	6.3 Clock modules.....	21
3 Terminology and guidelines.....	4	6.3.1 MCG specifications.....	21
3.1 Definition: Operating requirement.....	4	6.3.2 Oscillator electrical specifications.....	23
3.2 Definition: Operating behavior.....	4	6.4 Memories and memory interfaces.....	26
3.3 Definition: Attribute.....	5	6.4.1 Flash electrical specifications.....	26
3.4 Definition: Rating.....	5	6.4.2 EzPort Switching Specifications.....	29
3.5 Result of exceeding a rating.....	6	6.4.3 Mini-Flexbus Switching Specifications.....	30
3.6 Relationship between ratings and operating requirements.....	6	6.5 Security and integrity modules.....	32
3.7 Guidelines for ratings and operating requirements.....	6	6.6 Analog.....	33
3.8 Definition: Typical value.....	7	6.6.1 ADC electrical specifications.....	33
4 Ratings.....	8	6.6.2 CMP and 6-bit DAC electrical specifications.....	36
4.1 Thermal handling ratings.....	8	6.6.3 12-bit DAC electrical characteristics.....	38
4.2 Moisture handling ratings.....	8	6.6.4 Voltage reference electrical specifications.....	41
4.3 ESD handling ratings.....	8	6.7 Timers.....	42
4.4 Voltage and current operating ratings.....	8	6.8 Communication interfaces.....	42
5 General.....	9	6.8.1 USB electrical specifications.....	42
5.1 Typical Value Conditions.....	9	6.8.2 USB DCD electrical specifications.....	43
5.2 Nonswitching electrical specifications.....	9	6.8.3 USB VREG electrical specifications.....	43
5.2.1 Voltage and Current Operating Requirements.....	9	6.8.4 SPI switching specifications.....	44
5.2.2 LVD and POR operating requirements.....	10	6.8.5 I2S/SAI Switching Specifications.....	47
5.2.3 Voltage and current operating behaviors.....	11	6.9 Human-machine interfaces (HMI).....	49
5.2.4 Power mode transition operating behaviors.....	12	6.9.1 TSI electrical specifications.....	49
5.2.5 Power consumption operating behaviors.....	13	7 Dimensions.....	50
5.2.6 EMC radiated emissions operating behaviors.....	16	7.1 Obtaining package dimensions.....	50
5.2.7 Designing with radiated emissions in mind.....	17	8 Pinout.....	50
5.2.8 Capacitance attributes.....	17	8.1 Signal Multiplexing and Pin Assignments.....	50
5.3 Switching electrical specifications.....	17	8.2 Pinout diagrams.....	53
5.3.1 General Switching Specifications.....	18	8.3 Module-by-module signals.....	57
5.4 Thermal specifications.....	20	9 Revision History.....	67

Field	Description	Values
		<ul style="list-style-type: none"> • 64 = 64 KB • 128 = 128 KB
T	Temperature range, ambient (°C)	V = -40 to 105
PP	Package identifier	<ul style="list-style-type: none"> • FM = 32 QFN (5 mm x 5 mm) • HS = 44 Laminate QFN (5 mm x 5 mm) • LF = 48 LQFP (7 mm x 7 mm) • LH = 64 LQFP (10 mm x 10 mm)

1. All parts also have FlexNVM, FlexRAM, and RAM.

2.4 Example

This is an example part number:

MCF51JF128VLH

3 Terminology and guidelines

3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

3.1.1 Example


This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	0.9	1.1	V


3.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.5 Result of exceeding a rating



3.6 Relationship between ratings and operating requirements



3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

Table 1. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	<ul style="list-style-type: none"> $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ 				
V_{IL}	Input low voltage <ul style="list-style-type: none"> $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ 	—	$0.35 \times V_{DD}$ $0.3 \times V_{DD}$	V V	2
I_{IC}	DC injection current — single pin	0	2	mA	3
	<ul style="list-style-type: none"> $V_{IN} > V_{DD}$ $V_{IN} < V_{SS}$ 	0	-0.2	mA	
V_{RAM}	DC injection current — total MCU limit, includes sum of all stressed pins	0	25	mA	3
	<ul style="list-style-type: none"> $V_{IN} > V_{DD}$ $V_{IN} < V_{SS}$ 	0	-5	mA	
V_{RAM}	V_{DD} voltage required to retain RAM	1.2	—	V	

- The device always interprets an input as a 1 when the input is greater than or equal to V_{IH} (min.) and less than or equal to V_{IH} (max.), regardless of whether input hysteresis is turned on.
- The device always interprets an input as a 0 when the input is less than or equal to V_{IL} (max.) and greater than or equal to V_{IL} (min.), regardless of whether input hysteresis is turned on.
- All functional non-supply pins are internally clamped to VSS and VDD. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values. Power supply must maintain regulation within operating VDD range during instantaneous and operating maximum current conditions. If positive injection current ($V_{IN} > V_{DD}$) is greater than IDD, the injection current may flow out of VDD and could result in external power supply going out of regulation. Ensure external VDD load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

5.2.2 LVD and POR operating requirements

Table 2. LVD and POR operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V_{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
V_{LVW1H}	Low-voltage warning thresholds — high range	2.62	2.70	2.78	V	1
V_{LVW2H}	<ul style="list-style-type: none"> Level 1 falling (LVWV=00) 	2.72	2.80	2.88	V	
V_{LVW3H}	<ul style="list-style-type: none"> Level 2 falling (LVWV=01) 	2.82	2.90	2.98	V	
V_{LVW4H}	<ul style="list-style-type: none"> Level 3 falling (LVWV=10) Level 4 falling (LVWV=11) 	2.92	3.00	3.08	V	
V_{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	—	±80	—	mV	

Table continues on the next page...

Table 2. LVD and POR operating requirements (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{LVDL}	Falling low-voltage detect threshold — low range ($LVDV=00$)	1.54	1.60	1.66	V	
V_{LVW1L}	Low-voltage warning thresholds — low range	1.74	1.80	1.86	V	
V_{LVW2L}	• Level 1 falling ($LVWV=00$)	1.84	1.90	1.96	V	
V_{LVW3L}	• Level 2 falling ($LVWV=01$)	1.94	2.00	2.06	V	
V_{LVW4L}	• Level 3 falling ($LVWV=10$)	2.04	2.10	2.16	V	
• Level 4 falling ($LVWV=11$)						1
V_{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	—	± 60	—	mV	
V_{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t_{LPO}	Internal low power oscillator period factory trimmed	900	1000	1100	μs	

1. Rising thresholds are falling threshold + hysteresis voltage

5.2.3 Voltage and current operating behaviors

Table 3. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V_{OH}	Output high voltage — high drive strength				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$, $I_{OH} = -9 \text{ mA}$	$V_{DD} - 0.5$	—	V	
	• $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$, $I_{OH} = -3 \text{ mA}$	$V_{DD} - 0.5$	—	V	
	Output high voltage — low drive strength				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$, $I_{OH} = -2 \text{ mA}$	$V_{DD} - 0.5$	—	V	
	• $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$, $I_{OH} = -0.6 \text{ mA}$	$V_{DD} - 0.5$	—	V	
I_{OHT}	Output high current total for all ports	—	100	mA	
V_{OL}	Output low voltage — high drive strength				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$, $I_{OL} = 9 \text{ mA}$	—	0.5	V	
	• $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$, $I_{OL} = 3 \text{ mA}$	—	0.5	V	
	Output low voltage — low drive strength				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$, $I_{OL} = 2 \text{ mA}$	—	0.5	V	
	• $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$, $I_{OL} = 0.6 \text{ mA}$	—	0.5	V	
I_{OLT}	Output low current total for all ports	—	100	mA	
I_{IN}	Input leakage current (per pin)				
	• @ full temperature range	—	1.0	μA	
	• @ $25^\circ C$	—	0.1	μA	1

Table continues on the next page...




Figure 2. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors

Table 6. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
V_{RE1}	Radiated emissions voltage, band 1	0.15–50	20	dB μ V	1, 2
V_{RE2}	Radiated emissions voltage, band 2	50–150	19		
V_{RE3}	Radiated emissions voltage, band 3	150–500	17		
V_{RE4}	Radiated emissions voltage, band 4	500–1000	16		
V_{RE_IEC}	IEC level	0.15–1000	L	—	2, 3




Figure 3. EGPIO timing diagram

The following general purpose specifications apply to all signals configured for RGPI0, FTM, and UART. The conditions are 25 pF load, $V_{DD} = 3.6\text{ V}$ to 1.71 V , and full temperature range. The GPIO are set for high drive, no slew rate control, and no input filter, digital or analog, unless otherwise specified.

Table 10. RGPI0 General Control Timing

Symbol	Description	Min.	Max.	Unit
R1	CPUCLK from CLK_OUT pin high to GPIO output valid	—	16	ns
R2	CPUCLK from CLK_OUT pin high to GPIO output invalid (output hold)	1	—	ns
R3	GPIO input valid to bus clock high	17	—	ns
R4	CPUCLK from CLK_OUT pin high to GPIO input invalid	—	2	ns




Figure 4. RGPI0 timing diagram

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T _J	Die junction temperature	-40	115	°C
T _A	Ambient temperature	-40	105	°C

5.4.2 Thermal attributes

Board type	Symbol	Description	64 LQFP	48 LQFP	44 Laminate QFN	32 QFN	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	73	79	108	98	°C/W	1
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	54	55	69	33	°C/W	1
Single-layer (1s)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	61	66	91	81	°C/W	1
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	48	48	63	28	°C/W	1
—	R _{θJB}	Thermal resistance, junction to board	37	34	44	13	°C/W	2
—	R _{θJC}	Thermal resistance, junction to case	20	20	31	2.2	°C/W	3
—	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	5.0	4.0	6.0	6.0	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions –Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions –Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions –Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions –Natural Convection (Still Air)*.

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 Debug specifications

Table 12. Background debug mode (BDM) timing

Number	Symbol	Description	Min.	Max.	Unit
1	t_{MSSU}	BKGD/MS setup time after issuing background debug force reset to enter user mode or BDM	500	—	ns
2	t_{MSH}	BKGD/MS hold time after issuing background debug force reset to enter user mode or BDM ¹	100	—	μs

1. To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .

6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

6.3.1 MCG specifications

Table 13. MCG specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	—	32.768	—	kHz	
f_{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.25	—	38.214	kHz	
$\Delta f_{dco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	—	± 0.3	± 0.6	% f_{dco}	¹
$\Delta f_{dco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only	—	± 0.2	± 0.5	% f_{dco}	¹
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over voltage and temperature	—	± 10	—	% f_{dco}	¹

Table continues on the next page...

6.4 Memories and memory interfaces

6.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 16. NVM program/erase timing specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
t_{hvpgm4}	Longword Program high-voltage time	—	7.5	18	μs	—
$t_{hversscr}$	Sector Erase high-voltage time	—	13	113	ms	1
$t_{hversblk32k}$	Erase Block high-voltage time for 32 KB	—	52	452	ms	1
$t_{hversblk128k}$	Erase Block high-voltage time for 128 KB	—	208	1808	ms	1

1. Maximum time based on expectations at cycling end-of-life.

6.4.1.2 Flash timing specifications — commands

Table 17. Flash command timing specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1blk32k}$	Read 1s Block execution time • 32 KB data flash	—	—	0.5	ms	1
$t_{rd1blk128k}$	• 128 KB program flash	—	—	1.7	ms	
$t_{rd1sec1k}$	Read 1s Section execution time (flash sector)	—	—	60	μs	1
t_{pgmchk}	Program Check execution time	—	—	45	μs	1
t_{rdsrc}	Read Resource execution time	—	—	30	μs	1
t_{pgm4}	Program Longword execution time	—	65	145	μs	—
$t_{ersblk32k}$	Erase Flash Block execution time • 32 KB data flash	—	55	465	ms	2
$t_{ersblk128k}$	• 128 KB program flash	—	220	1850	ms	
t_{ersscr}	Erase Flash Sector execution time	—	14	114	ms	2
$t_{pgmsec512}$	Program Section execution time • 512 bytes flash	—	4.7	—	ms	—
$t_{pgmsec1k}$	• 1 KB flash	—	9.3	—	ms	

Table continues on the next page...

6.4.3 Mini-Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Table 21. Flexbus switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	—	25	MHz	
FB1	Clock period	40	—	ns	
FB2	Address, data, and control output valid	—	20	ns	1
FB3	Address, data, and control output hold	1	—	ns	1
FB4	Data and FB_TA input setup	20	—	ns	2
FB5	Data and FB_TA input hold	10	—	ns	2

1. Specification is valid for all FB_AD[31:0], FB_CS_n, FB_OE, FB_R/W, and FB_TS.
2. Specification is valid for all FB_AD[31:0].

Note

The following diagrams refer to signal names that may not be included on your particular device. Ignore these extraneous signals.

Also, ignore the AA=0 portions of the diagrams because this setting is not supported in the Mini-FlexBus.


6.8.4 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted, as well as input signal transitions of 3 ns and a 50 pF maximum load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.

Table 33. SPI master mode timing


Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	f_{op}	Frequency of operation	$f_{BUS}/2048$	$f_{BUS}/2$	Hz	f_{BUS} is the bus clock as defined in Table 8 .
2	t_{SPSCK}	SPSCK period	$2 \times t_{BUS}$	$2048 \times t_{BUS}$	ns	$t_{BUS} = 1/f_{BUS}$
3	t_{Lead}	Enable lead time	1/2	—	t_{SPSCK}	—
4	t_{Lag}	Enable lag time	1/2	—	t_{SPSCK}	—
5	t_{wSPSCK}	Clock (SPSCK) high or low time	$t_{BUS} - 30$	$1024 \times t_{BUS}$	ns	—
6	t_{SU}	Data setup time (inputs)	21	—	ns	—
7	t_{HI}	Data hold time (inputs)	0	—	ns	—
8	t_v	Data valid (after SPSCK edge)	—	25	ns	—
9	t_{HO}	Data hold time (outputs)	0	—	ns	—
10	t_{RI}	Rise time input	—	$t_{BUS} - 25$	ns	—
	t_{FI}	Fall time input	—			
11	t_{RO}	Rise time output	—	25	ns	—
	t_{FO}	Fall time output	—			



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI master mode timing (CPHA=0)



1. If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI master mode timing (CPHA=1)

Table 34. SPI slave mode timing


Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	f_{op}	Frequency of operation	0	$f_{BUS}/4$	Hz	f_{BUS} is the bus clock as defined in Table 8 .
2	t_{SPSCK}	SPSCK period	$4 \times t_{BUS}$	—	ns	$t_{BUS} = 1/f_{BUS}$

Table continues on the next page...

Table 35. I2S/SAI master mode timing (continued)

Num.	Characteristic	Min.	Max.	Unit
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns
S11	I2S_TX_FS input assertion to I2S_TXD output valid ²	—	21	ns

1. This parameter is limited in VLPx modes.
 2. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 18. I2S/SAI timing — master modes****Table 36. I2S/SAI slave mode timing**

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
	I2S_TX_BCLK cycle time (input)	160	—	
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	—	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	—	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	—	29	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	10	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹	—	21	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

64-pin	48-pin	44-pin	32-pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
50	37	33	26	EXTAL1	EXTAL1	PTB7		I2C1_SDA	TMR_CLKIN1				
51	38	34	27	XTAL1	XTAL1	PTC0		I2C1_SCL	TMR_CLKIN0	GPIO0			
52	39	35	28	RESET_b	Disabled	PTC1	RESET_b						
53	—	—	—	CMP0_IN0	CMP0_IN0	PTF0	SPI0_SS				FBa_AD5		
54	—	—	—	Disabled	Disabled	PTF1	SPI0_SCLK			CMP0_OUT	FBa_AD6		
55	—	—	—	CMP0_IN1	CMP0_IN1	PTF2	SPI0_MISO				FBa_AD7		
56	40	36	—	CMP0_IN2	CMP0_IN2	PTF3	SPI0_MOSI			GPIO1	FBa_AD8	I2S0_RXD	
57	41	37	29	CMP0_IN3	CMP0_IN3	PTC2	UART1_RTS_b	SPI1_SS		GPIO2	FBa_AD18	I2S0_TX_FS	
58	42	38	—	Disabled	Disabled	PTF4	UART1_CTS_b	SPI1_SCLK		FBa_D3	FBa_AD19	I2S0_TX_BCLK	
59	43	39	—	Disabled	Disabled	PTF5	UART1_RX	SPI1_MISO		FBa_D2	FBa_RW_b	I2S0_RXD	
60	44	40	—	Disabled	Disabled	PTF6	UART1_TX	SPI1_MOSI		FBa_D1	FBa_AD9	I2S0_RX_FS	
61	45	41	—	Disabled	Disabled	PTF7	UART0_RTS_b		SPI0_SS	FBa_D0	FBa_AD10	I2S0_RX_BCLK	
62	46	42	30	Disabled	Disabled	PTC3	UART0_CTS_b	GPIO3	SPI0_SCLK	CLKOUT	USB_CLKIN	I2S0_MCLK/ I2S0_CLKIN	
63	47	43	31	Disabled	Disabled	PTC4	UART0_RX	GPIO4	SPI0_MISO	PDB0_EXTRG	USB_SOF_PULSE		
64	48	44	32	Disabled	Disabled	PTC5	UART0_TX	GPIO5	SPI0_MOSI	CMT_IRO			

8.2 Pinout diagrams

The following diagrams show pinouts for the 64-pin, 48-pin, 44-pin, and 32-pin packages. These diagrams are representations for ease of reference. See the package drawings for mechanical details.

For each pin, the diagrams show the default function or (when disabled is the default) the ALT1 signal for a GPIO function. However, many signals may be multiplexed onto a single pin.




Figure 20. 64-pin LQFP




Figure 21. 48-pin LQFP




Figure 23. 32-pin QFN

8.3 Module-by-module signals

NOTE

- On PTB0, EZP_MS_b is active only during reset. Refer to the detailed boot description.
- PTC1 is open drain.

Table 38. Module signals by GPIO port and pin

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
Power and ground					
1					VDD
24	20	18			VDD

Table continues on the next page...

Table 38. Module signals by GPIO port and pin (continued)

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
45	32	28	21	PTB4	PTB4
46	33	29	22	PTB5	PTB5
47	34	30	23	PTB6	PTB6
50	37	33	26	PTB7	PTB7
PTC					
51	38	34	27	PTC0	PTC0
52	39	35	28	PTC1	PTC1
57	41	37	29	PTC2	PTC2
62	46	42	30	PTC3	PTC3
63	47	43	31	PTC4	PTC4
64	48	44	32	PTC5	PTC5
3				PTC6	PTC6
4				PTC7	PTC7
PTD					
5	1			PTD0	PTD0
6	2			PTD1	PTD1
26				PTD2	PTD2
27	22	20		PTD3	PTD3
28				PTD4	PTD4
29				PTD5	PTD5
31	24	22		PTD6	PTD6
32				PTD7	PTD7
PTE					
33				PTE0	PTE0
34				PTE1	PTE1
38				PTE3	PTE2
39	27	25	19	PTB2	PTE3
41	29			PTE4	PTE4
42	30			PTE5	PTE5
43				PTE6	PTE6
44	31	27		PTE7	PTE7
PTF					
53				PTF0	PTF0
54				PTF1	PTF1
55				PTF2	PTF2
56	40	36		PTF3	PTF3
58	42	38		PTF4	PTF4
59	43	39		PTF5	PTF5
60	44	40		PTF6	PTF6

Table continues on the next page...

Table 38. Module signals by GPIO port and pin (continued)

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
61	45	41		PTF7	PTF7
5 V VREG					
20	16	14	11		VOUT33
19	15	13	10		VREGIN
USB0					
63	47	43	31	PTC4	USB_SOF_PULSE
62	46	42	30	PTC3	USB_CLKIN
21	17	15	12		USB0_DM
22	18	16	13		USB0_DP
20	16	14	11		VOUT33
19	15	13	10		VREGIN
ADC0					
11	7	5	5	PTA4	ADC0_SE2
12	8	6	6	PTA5	ADC0_SE3
25	21	19	15	PTA6	ADC0_SE8
26				PTD2	ADC0_SE9
27	22	20		PTD3	ADC0_SE10
28				PTD4	ADC0_SE11
29				PTD5	ADC0_SE12
30	23	21	16	PTA7	ADC0_SE13
31	24	22		PTD6	ADC0_SE14
32				PTD7	ADC0_SE15
38				PTE3	ADC0_SE16
39	27	25	19	PTB2	ADC0_SE17
40	28	26	20	PTB3	ADC0_SE18
41	29			PTE4	ADC0_SE19
42	30			PTE5	ADC0_SE20
43				PTE6	ADC0_SE21
44	31	27		PTE7	ADC0_SE22
13	9	7	7		VDDA
14	10	8			VREFH
16	12	10			VREFL
17	13	11	8		VSSA
DAC0					
18	14	12	9		DAC0_OUT
VREF					
15	11	9			VREF_OUT
CMP0					
53				PTF0	CMP0_IN0

Table continues on the next page...