



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	85
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30843fhfp-u5">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30843fhfp-u5</a>

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## 1.2 Performance Overview

Tables 1.1 and 1.2 list performance overview of the M32C/84 group (M32C/84, M32C/84T).

**Table 1.1 M32C/84 Group (M32C/84, M32C/84T) Performance (144-Pin Package)**

Characteristic		Performance	
		M32C/84	M32C/84T
CPU	Basic Instructions	108 instructions	
	Shortest Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)
	Operation Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	123 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>	
	CAN Module	1 channel Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 1 circuit, 34 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	38 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
Electrical Characteristics	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
	Voltage Detection Circuit	Available (optional)	Not available <sup>(4)</sup>
	Supply Voltage	Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=32 MHz) Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=24 MHz)	Vcc1=Vcc2=4.2 V to 5.5 V, (f(BCLK)=32 MHz) <sup>(3)</sup>
	Power Consumption	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 22 mA (Vcc1=Vcc2=3.3 V, f(BCLK)=24 MHz) 10μA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 10μA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)
	Flash Memory	Program/Erase Supply Voltage 3.3 V ± 0.3 V or 5.0 V ± 0.5 V	5.0 V ± 0.5 V
	Program and Erase Endurance	100 times (all space)	
	Operating Ambient Temperature	-20 to 85°C -40 to 85°C (optional)	-40 to 85°C (T version)
Package		144-pin plastic molded LQFP	

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/84T (High-reliability version) must be Vcc1=Vcc2.
4. The cold start-up/warm start-up determine function is available only at the user's option.

All options are on a request basis.

**Table 1.4 Pin Characteristics for 144-Pin Package**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
1		P96			TxD4/SDA4/SRxD4		ANEX1	
2		P95			CLK4		ANEX0	
3		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5		P92		TB2IN	TxD3/SDA3/SRxD3			
6		P91		TB1IN	RxD3/SCL3/STxD3			
7		P90		TB0IN	CLK3			
8		P146						
9		P145						
10		P144						
11		P143				INPC17/OUTC17		
12		P142				INPC16/OUTC16		
13		P141				INPC15/OUTC15		
14		P140				INPC14/OUTC14		
15	BYTE							
16	CNVss							
17	X <sub>CIN</sub>	P87						
18	X <sub>COUT</sub>	P86						
19	RESET							
20	X <sub>OUT</sub>							
21	V <sub>SS</sub>							
22	X <sub>IN</sub>							
23	V <sub>CC1</sub>							
24		P85	NMI					
25		P84	INT2					
26		P83	INT1		CAN0IN			
27		P82	INT0		CAN0OUT			
28		P81	TA4IN/Ū			INPC15/OUTC15		
29		P80	TA4OUT/U			ISRxD0		
30		P77	TA3IN	CAN0IN		INPC14/OUTC14/ISCLK0		
31		P76	TA3OUT	CAN0OUT		INPC13/OUTC13/ISTxD0		
32		P75	TA2IN/W			INPC12/OUTC12/ISRxD1/BE1IN		
33		P74	TA2OUT/W			INPC11/OUTC11/ISCLK1		
34		P73	TA1IN/V	CTS2/RTS2/SS2		INPC10/OUTC10/ISTxD1/BE1OUT		
35		P72	TA1OUT/V	CLK2				
36		P71	TB5IN/TA0IN	RxD2/SCL2/STxD2		INPC17/OUTC17		
37		P70	TA0OUT	TxD2/SDA2/SRxD2		INPC16/OUTC16		
38		P67		TxD1/SDA1/SRxD1				
39	V <sub>CC1</sub>							
40		P66		RxD1/SCL1/STxD1				
41	V <sub>SS</sub>							
42		P65		CLK1				
43		P64		CTS1/RTS1/SS1				
44		P63		TxD0/SDA0/SRxD0				
45		P62		RxD0/SCL0/STxD0				
46		P61		CLK0				
47		P60		CTS0/RTS0/SS0				
48		P137						

NOTES:

1. Bus control pins in M32C/84T cannot be used.

**Table 1.4 Pin Characteristics for 144-Pin Package (Continued)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
49		P13 <sub>6</sub>						
50		P13 <sub>5</sub>						
51		P13 <sub>4</sub>						
52		P5 <sub>7</sub>						RDY
53		P5 <sub>6</sub>						ALE
54		P5 <sub>5</sub>						HOLD
55		P5 <sub>4</sub>						HLDA/ALE
56		P13 <sub>3</sub>						
57	Vss							
58		P13 <sub>2</sub>						
59	Vcc <sub>2</sub>							
60		P13 <sub>1</sub>						
61		P13 <sub>0</sub>						
62		P5 <sub>3</sub>						CLKOUT/BCLK/ALE
63		P5 <sub>2</sub>						RD
64		P5 <sub>1</sub>						WRH/BHE
65		P5 <sub>0</sub>						WRL/WR
66		P12 <sub>7</sub>						
67		P12 <sub>6</sub>						
68		P12 <sub>5</sub>						
69		P4 <sub>7</sub>						CS0/A <sub>23</sub>
70		P4 <sub>6</sub>						CS1/A <sub>22</sub>
71		P4 <sub>5</sub>						CS2/A <sub>21</sub>
72		P4 <sub>4</sub>						CS3/A <sub>20</sub>
73		P4 <sub>3</sub>						A <sub>19</sub>
74	Vcc <sub>2</sub>							
75		P4 <sub>2</sub>						A <sub>18</sub>
76	Vss							
77		P4 <sub>1</sub>						A <sub>17</sub>
78		P4 <sub>0</sub>						A <sub>16</sub>
79		P3 <sub>7</sub>						A <sub>15</sub> (/D <sub>15</sub> )
80		P3 <sub>6</sub>						A <sub>14</sub> (/D <sub>14</sub> )
81		P3 <sub>5</sub>						A <sub>13</sub> (/D <sub>13</sub> )
82		P3 <sub>4</sub>						A <sub>12</sub> (/D <sub>12</sub> )
83		P3 <sub>3</sub>						A <sub>11</sub> (/D <sub>11</sub> )
84		P3 <sub>2</sub>						A <sub>10</sub> (/D <sub>10</sub> )
85		P3 <sub>1</sub>						A <sub>9</sub> (/D <sub>9</sub> )
86		P12 <sub>4</sub>						
87		P12 <sub>3</sub>						
88		P12 <sub>2</sub>						
89		P12 <sub>1</sub>						
90		P12 <sub>0</sub>						
91	Vcc <sub>2</sub>							
92		P3 <sub>0</sub>						A <sub>8</sub> (/D <sub>8</sub> )
93	Vss							
94		P2 <sub>7</sub>					AN2 <sub>7</sub>	A <sub>7</sub> (/D <sub>7</sub> )
95		P2 <sub>6</sub>					AN2 <sub>6</sub>	A <sub>6</sub> (/D <sub>6</sub> )
96		P2 <sub>5</sub>					AN2 <sub>5</sub>	A <sub>5</sub> (/D <sub>5</sub> )

## NOTES:

1. Bus control pins in M32C/84T cannot be used.

**Table 1.5 Pin Characteristics for 100-Pin Package (Continued)**

Package Pin No.		Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
FP	GP								
51	49		P43						A19
52	50		P42						A18
53	51		P41						A17
54	52		P40						A16
55	53		P37						A15(/D15)
56	54		P36						A14(/D14)
57	55		P35						A13(/D13)
58	56		P34						A12(/D12)
59	57		P33						A11(/D11)
60	58		P32						A10(/D10)
61	59		P31						A9(/D9)
62	60	VCC2							
63	61		P30						A8(/D8)
64	62	VSS							
65	63		P27					AN27	A7(/D7)
66	64		P26					AN26	A6(/D6)
67	65		P25					AN25	A5(/D5)
68	66		P24					AN24	A4(/D4)
69	67		P23					AN23	A3(/D3)
70	68		P22					AN22	A2(/D2)
71	69		P21					AN21	A1(/D1)
72	70		P20					AN20	A0(/D0)
73	71		P17	INT5					D15
74	72		P16	INT4					D14
75	73		P15	INT3					D13
76	74		P14						D12
77	75		P13						D11
78	76		P12						D10
79	77		P11						D9
80	78		P10						D8
81	79		P07					AN07	D7
82	80		P06					AN06	D6
83	81		P05					AN05	D5
84	82		P04					AN04	D4
85	83		P03					AN03	D3
86	84		P02					AN02	D2
87	85		P01					AN01	D1
88	86		P00					AN00	D0
89	87		P107	Kl3					AN7
90	88		P106	Kl2					AN6
91	89		P105	Kl1					AN5
92	90		P104	Kl0					AN4
93	91		P103						AN3
94	92		P102						AN2
95	93		P101						AN1
96	94	AVSS							
97	95		P100					AN0	
98	96	VREF							
99	97	AVCC							
100	98		P97			RxD4/SCL4/STxD4		ADTRG	

NOTES:

1. Bus control pins in M32C/84T cannot be used.

**Table 1.6 Pin Description (144-Pin Package only) (Continued)**

Classification	Symbol	I/O Type	Supply Voltage	Function
A/D Converter	AN150 to AN157	I	Vcc1	Analog input pins for the A/D converter
I/O Ports	P110 to P114	I/O	Vcc2	I/O ports having equivalent functions to P0
	P120 to P127			
	P130 to P137			
	P140 to P146	I/O	Vcc1	I/O ports having equivalent functions to P0
	P150 to P157			

I : Input    O : Output    I/O : Input and output

#### **2.1.8.5 Register Bank Select Flag (B)**

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

#### **2.1.8.6 Overflow Flag (O)**

The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".

#### **2.1.8.7 Interrupt Enable Flag (I)**

The I flag enables a maskable interrupt.

Interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

#### **2.1.8.8 Stack Pointer Select Flag (U)**

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".

The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### **2.1.8.9 Processor Interrupt Priority Level (IPL)**

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

#### **2.1.8.10 Reserved Space**

When writing to a reserved space, set to "0". When reading, its content is indeterminate.

## **2.2 High-Speed Interrupt Registers**

Registers associated with the high-speed interrupt are as follows:

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

## **2.3 DMAC-Associated Registers**

Registers associated with DMAC are as follows:

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)

Address	Register	Symbol	Value after RESET
015016			
015116			
015216			
015316			
015416			
015516			
015616			
015716			
015816			
015916			
015A16			
015B16			
015C16			
015D16			
015E16			
015F16			
016016			
016116			
016216			
016316			
016416			
016516			
016616			
016716			
016816			
016916			
016A16			
016B16			
016C16			
016D16			
016E16			
016F16			
017016			
017116			
017216			
017316			
017416			
017516			
017616			
017716			
017816	Input Function Select Register	IPS	0016
017916	Input Function Select Register A	IPSA	0016
017A16			
017B16			
017C16			
017D16 to 01DF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
01E016	CAN0 Message Slot Buffer 0 Standard ID0	C0SLOT0_0	XX16
01E116	CAN0 Message Slot Buffer 0 Standard ID1	C0SLOT0_1	XX16
01E216	CAN0 Message Slot Buffer 0 Extended ID0	C0SLOT0_2	XX16
01E316	CAN0 Message Slot Buffer 0 Extended ID1	C0SLOT0_3	XX16
01E416	CAN0 Message Slot Buffer 0 Extended ID2	C0SLOT0_4	XX16
01E516	CAN0 Message Slot Buffer 0 Data Length Code	C0SLOT0_5	XX16
01E616	CAN0 Message Slot Buffer 0 Data 0	C0SLOT0_6	XX16
01E716	CAN0 Message Slot Buffer 0 Data 1	C0SLOT0_7	XX16
01E816	CAN0 Message Slot Buffer 0 Data 2	C0SLOT0_8	XX16
01E916	CAN0 Message Slot Buffer 0 Data 3	C0SLOT0_9	XX16
01EA16	CAN0 Message Slot Buffer 0 Data 4	C0SLOT0_10	XX16
01EB16	CAN0 Message Slot Buffer 0 Data 5	C0SLOT0_11	XX16
01EC16	CAN0 Message Slot Buffer 0 Data 6	C0SLOT0_12	XX16
01ED16	CAN0 Message Slot Buffer 0 Data 7	C0SLOT0_13	XX16
01EE16	CAN0 Message Slot Buffer 0 Time Stamp High-Order	C0SLOT0_14	XX16
01EF16	CAN0 Message Slot Buffer 0 Time Stamp Low-Order	C0SLOT0_15	XX16
01F016	CAN0 Message Slot Buffer 1 Standard ID0	C0SLOT1_0	XX16
01F116	CAN0 Message Slot Buffer 1 Standard ID1	C0SLOT1_1	XX16
01F216	CAN0 Message Slot Buffer 1 Extended ID0	C0SLOT1_2	XX16
01F316	CAN0 Message Slot Buffer 1 Extended ID1	C0SLOT1_3	XX16
01F416	CAN0 Message Slot Buffer 1 Extended ID2	C0SLOT1_4	XX16
01F516	CAN0 Message Slot Buffer 1 Data Length Code	C0SLOT1_5	XX16
01F616	CAN0 Message Slot Buffer 1 Data 0	C0SLOT1_6	XX16
01F716	CAN0 Message Slot Buffer 1 Data 1	C0SLOT1_7	XX16
01F816	CAN0 Message Slot Buffer 1 Data 2	C0SLOT1_8	XX16
01F916	CAN0 Message Slot Buffer 1 Data 3	C0SLOT1_9	XX16
01FA16	CAN0 Message Slot Buffer 1 Data 4	C0SLOT1_10	XX16
01FB16	CAN0 Message Slot Buffer 1 Data 5	C0SLOT1_11	XX16
01FC16	CAN0 Message Slot Buffer 1 Data 6	C0SLOT1_12	XX16
01FD16	CAN0 Message Slot Buffer 1 Data 7	C0SLOT1_13	XX16
01FE16	CAN0 Message Slot Buffer 1 Time Stamp High-Order	C0SLOT1_14	XX16
01FF16	CAN0 Message Slot Buffer 1 Time Stamp Low-Order	C0SLOT1_15	XX16
020016	CAN0 Control Register 0	C0CTRLR0	XX01 0X012 <sup>(1)</sup>
020116			XXXX 00002 <sup>(1)</sup>
020216	CAN0 Status Register	C0STR	0000 00002 <sup>(1)</sup>
020316			X000 0X012 <sup>(1)</sup>
020416	CAN0 Extended ID Register	C0IDR	0016 <sup>(1)</sup>
020516			0016 <sup>(1)</sup>
020616	CAN0 Configuration Register	C0CONR	0000 XXXX2 <sup>(1)</sup>
020716			0000 00002 <sup>(1)</sup>
020816	CAN0 Time Stamp Register	C0TSR	0016 <sup>(1)</sup>
020916			0016 <sup>(1)</sup>
020A16	CAN0 Transmit Error Count Register	C0TEC	0016 <sup>(1)</sup>
020B16	CAN0 Receive Error Count Register	C0REC	0016 <sup>(1)</sup>
020C16	CAN0 Slot Interrupt Status Register	C0SISTR	0016 <sup>(1)</sup>
020D16			0016 <sup>(1)</sup>
020E16			
020F16			

X: Indeterminate


Blank spaces are reserved. No access is allowed.

## NOTES:

- Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module.

Address	Register	Symbol	Value after RESET
021016	CAN0 Slot Interrupt Mask Register	C0SIMKR	0016 <sup>(2)</sup>
021116			0016 <sup>(2)</sup>
021216			
021316			
021416	CAN0 Error Interrupt Mask Register	C0EIMKR	XXXX X0002 <sup>(2)</sup>
021516	CAN0 Error Interrupt Status Register	C0EISTR	XXXX X0002 <sup>(2)</sup>
021616	CAN0 Error Cause Register	C0EFR	0016 <sup>(2)</sup>
021716	CAN0 Baud Rate Prescaler	C0BRP	0000 00012 <sup>(2)</sup>
021816			
021916	CAN0 Mode Register	C0MDR	XXXX XX002 <sup>(2)</sup>
021A16			
021B16			
021C16			
021D16			
021E16			
021F16			
022016	CAN0 Single-Shot Control Register	C0SSCTRL	0016 <sup>(2)</sup>
022116			0016 <sup>(2)</sup>
022216			
022316			
022416	CAN0 Single-Shot Status Register	C0SSSTR	0016 <sup>(2)</sup>
022516			0016 <sup>(2)</sup>
022616			
022716			
022816	CAN0 Global Mask Register Standard ID0	C0GMR0	XXX0 00002 <sup>(2)</sup>
022916	CAN0 Global Mask Register Standard ID1	C0GMR1	XX00 00002 <sup>(2)</sup>
022A16	CAN0 Global Mask Register Extended ID0	C0GMR2	XXXX 00002 <sup>(2)</sup>
022B16	CAN0 Global Mask Register Extended ID1	C0GMR3	0016 <sup>(2)</sup>
022C16	CAN0 Global Mask Register Extended ID2	C0GMR4	XX00 00002 <sup>(2)</sup>
022D16			
022E16			
022F16			
023016	CAN0 Message Slot 0 Control Register / CAN0 Local Mask Register A Standard ID0	C0MCTL0/ COLMAR0	0000 00002 <sup>(2)</sup> XXX0 00002 <sup>(2)</sup>
023116	CAN0 Message Slot 1 Control Register / CAN0 Local Mask Register A Standard ID1	C0MCTL1/ COLMAR1	0000 00002 <sup>(2)</sup> XX00 00002 <sup>(2)</sup>
023216	CAN0 Message Slot 2 Control Register / CAN0 Local Mask Register A Extended ID0	C0MCTL2/ COLMAR2	0000 00002 <sup>(2)</sup> XXXX 00002 <sup>(2)</sup>
023316	CAN0 Message Slot 3 Control Register / CAN0 local Mask Register A Extended ID1	C0MCTL3/ COLMAR3	0016 <sup>(2)</sup> 0016 <sup>(2)</sup>
023416	CAN0 Message Slot 4 Control Register / CAN0 Local Mask Register A Extended ID2	C0MCTL4/ COLMAR4	0000 00002 <sup>(2)</sup> XX00 00002 <sup>(2)</sup>
023516	CAN0 Message Slot 5 Control Register	C0MCTL5	0016 <sup>(2)</sup>
023616	CAN0 Message Slot 6 Control Register	C0MCTL6	0016 <sup>(2)</sup>
023716	CAN0 Message Slot 7 Control Register	C0MCTL7	0016 <sup>(2)</sup>
023816	CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0	C0MCTL8/ COLMBR0	0000 00002 <sup>(2)</sup> XXX0 00002 <sup>(2)</sup>

(Note 1)



X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 022016 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module.

$V_{CC1}=V_{CC2}=5V$ **Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at T<sub>OPR</sub> = -20 to 85°C unless otherwise specified)**Table 5.23 Memory Expansion Mode and Microprocessor Mode**

(when accessing an external memory space with the multiplexed bus)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard) <sup>(5)</sup>		(Note 1)		ns
th(WR-AD)	Address Output Hold Time (WR standard) <sup>(5)</sup>		(Note 1)		ns
td(BCLK-CS)	Chip-Select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard) <sup>(5)</sup>		(Note 1)		ns
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard) <sup>(5)</sup>		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-5		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 2)		ns
th(WR-DB)	Data Output Hold Time (WR standard) <sup>(5)</sup>		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (BCLK standard)		-2		ns
td(AD-ALE)	ALE Signal Output Delay Time (address standard)		(Note 3)		ns
th(ALE-AD)	ALE Signal Output Hold Time (address standard)		(Note 4)		ns
tdz(RD-AD)	Address Output Float Start Time			8	ns

## NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(RD-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR-DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$td(DB-WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m = (bx2)-1)$$


3. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$td(AD-ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n = a)$$

4. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$th(ALE-AD) = \frac{10^9 \times n}{f(BCLK) \times 2} - 10 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n = a)$$

5. tc ns is added when recovery cycle is inserted.

Figure 5.6  $V_{CC1}=V_{CC2}=5V$  Timing Diagram (4)

$V_{CC1}=V_{CC2}=3.3V$ 

**Table 5.24 Electrical Characteristics ( $V_{CC1}=V_{CC2}=3.0$  to  $3.6V$ ,  $V_{SS}=0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  
 $f(BCLK)=24MHz$  unless otherwise specified)**

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
$V_{OH}$	Output High ("H") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub>	$I_{OH}=-1mA$	$V_{CC2}-0.6$		$V_{CC2}$	V	
		P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> - P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>		$V_{CC1}-0.6$		$V_{CC1}$	V	
	X <sub>OUT</sub>		$I_{OH}=-0.1mA$	2.7		$V_{CC1}$	V	
	X <sub>COUT</sub>	High Power	No load applied		2.5		V	
		Low Power	No load applied		1.6		V	
$V_{OL}$	Output Low ("L") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> - P15 <sub>7</sub> <sup>(1)</sup>	$I_{OL}=1mA$			0.5	V	
		X <sub>OUT</sub>	$I_{OL}=0.1mA$			0.5	V	
	X <sub>COUT</sub>	High Power	No load applied		0		V	
		Low Power	No load applied		0		V	
$V_{T+}$ - $V_{T-}$	Hysteresis	HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, AD <sub>TRG</sub> , CTS0-CTS4, CLK0- CLK4, TA0OUT-TA4OUT, NMI, K10-K13, RxD0- Rx <sub>D4</sub> , SCL0-SCL4, SDA0-SDA4		0.2		1.0	V	
		RESET		0.2		1.8	V	
$I_{IH}$	Input High ("H") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNVss, BYTE	$V_i=3V$			4.0	$\mu A$	
$I_{IL}$	Input Low ("L") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNVss, BYTE	$V_i=0V$			-4.0	$\mu A$	
$R_{PULLUP}$	Pull-up Resistance	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> - P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	$V_i=0V$	Flash Memory	66	120	500	$k\Omega$
				Masked ROM	40	70	500	$k\Omega$
$R_{fxin}$	Feedback Resistance	X <sub>IN</sub>				3.0		$M\Omega$
$R_{fxcin}$	Feedback Resistance	X <sub>CIN</sub>				20.0		$M\Omega$
$V_{RAM}$	RAM Standby Voltage	in stop mode			2.0			V
$I_{CC}$	Power Supply Current	Measurement condition: In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	$f(BCLK)=24$ MHz, Square wave, No division			22	35	$mA$
			$f(BCLK)=32$ kHz, In wait mode, $T_{opr}=25^{\circ}C$			10		$\mu A$
			While clock stops, $T_{opr}=25^{\circ}C$			0.8	5	$\mu A$
			While clock stops, $T_{opr}=85^{\circ}C$				50	$\mu A$

## NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=3.3V$ 

**Table 5.25 A/D Conversion Characteristics ( $V_{CC1}=V_{CC2}=AV_{CC}=V_{REF}=3.0$  to  $3.6V$ ,  $V_{SS}=AV_{SS}=0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(BCLK) = 24MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	$V_{REF}=V_{CC1}$			10	Bits
INL	Integral Nonlinearity Error	No S&H (8-bit)	$V_{CC1}=V_{CC2}=V_{REF}=3.3V$		$\pm 2$	LSB
DNL	Differential Nonlinearity Error	No S&H (8-bit)			$\pm 1$	LSB
-	Offset Error	No S&H (8-bit)			$\pm 2$	LSB
-	Gain Error	No S&H (8-bit)			$\pm 2$	LSB
R <sub>LADDER</sub>	Resistor Ladder	$V_{REF}=V_{CC1}$	8	40	kΩ	
t <sub>CONV</sub>	8-bit Conversion Time <sup>(1, 2)</sup>		6.1			μs
V <sub>REF</sub>	Reference Voltage		3		V <sub>CC1</sub>	V
V <sub>IA</sub>	Analog Input Voltage		0		V <sub>REF</sub>	V

S&amp;H: Sample and Hold

## NOTES:

1. Divide f(X<sub>IN</sub>), if exceeding 10 MHz, to keep φAD frequency at 10 MHz or less.
2. S&H not available.

**Table 5.26 D/A Conversion Characteristics ( $V_{CC1}=V_{CC2}=V_{REF}=3.0$  to  $3.6V$ ,  $V_{SS}=AV_{SS}=0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(BCLK) = 24MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>su</sub>	Setup Time				3	μs
R <sub>O</sub>	Output Resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.0	mA

## NOTES:

1. Measurement results when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "00<sub>16</sub>". The resistor ladder in the A/D converter is excluded.
- I<sub>VREF</sub> flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V<sub>REF</sub> connection).

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements****( $V_{CC1}=V_{CC2}= 3.0 \text{ to } 3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20 \text{ to } 85^\circ\text{C}$  unless otherwise specified)****Table 5.27 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc	External Clock Input Cycle Time	41		ns
tw(H)	External Clock Input High ("H") Width	18		ns
tw(L)	External Clock Input Low ("L") Width	18		ns
tr	External Clock Rise Time		5	ns
tf	External Clock Fall Time		5	ns

**Table 5.28 Memory Expansion Mode and Microprocessor Mode**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tac1(RD-DB)	Data Input Access Time (RD standard)			(Note 1) ns
tac1(AD-DB)	Data Input Access Time (AD standard, CS standard)			(Note 1) ns
tac2(RD-DB)	Data Input Access Time (RD standard, when accessing a space with the multiplexed bus)			(Note 1) ns
tac2(AD-DB)	Data Input Access Time (AD standard, when accessing a space with the multiplexed bus)			(Note 1) ns
tsu(DB-BCLK)	Data Input Setup Time	30		ns
tsu(RDY-BCLK)	RDY Input Setup Time	40		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	60		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns
td(BCLK-HLDA)	HLDA Output Delay Time		25	ns

## NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles. Insert a wait state or lower the operation frequency,  $f(BCLK)$ , if the calculated value is negative.

$$tac1(RD - DB) = \frac{10^9 X m}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)+1)$$

$$tac1(AD - DB) = \frac{10^9 X n}{f(BCLK)} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, n=a+b)$$

$$tac2(RD - DB) = \frac{10^9 X m}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)-1)$$

$$tac2(AD - DB) = \frac{10^9 X p}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, p=((a+b-1)x2)+1)$$

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements****( $V_{CC1}=V_{CC2}=3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)****Table 5.34 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiN Input High ("H") Width (counted on one edge)	40		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on one edge)	40		ns
tc(TB)	TBiN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiN Input High ("H") Width (counted on both edges)	80		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on both edges)	80		ns

**Table 5.35 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Wdth	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

**Table 5.36 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Width	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

**Table 5.37 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(AD)	AD <sub>TRG</sub> Input Cycle Time (required for trigger)	1000		ns
tw(ADL)	AD <sub>TRG</sub> Input Low ("L") Width	125		ns

**Table 5.38 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CK)	CLK <sub>i</sub> Input Cycle Time	200		ns
tw(CKH)	CLK <sub>i</sub> Input High ("H") Width	100		ns
tw(CKL)	CLK <sub>i</sub> Input Low ("L") Width	100		ns
td(C-Q)	TxD <sub>i</sub> Output Delay Time		80	ns
th(C-Q)	TxD <sub>i</sub> Hold Time	0		ns
tsu(D-C)	RxD <sub>i</sub> Input Setup Time	30		ns
th(C-Q)	RxD <sub>i</sub> Input Hold Time	90		ns

**Table 5.39 External Interrupt INT<sub>i</sub> Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INT <sub>i</sub> Input High ("H") Width	250		ns
tw(INL)	INT <sub>i</sub> Input Low ("L") Width	250		ns

## 5.2 Electrical Characteristics (M32C/84T)

**Table 5.42 Absolute Maximum Ratings**

Symbol	Parameter		Condition	Value	Unit
Vcc1, Vcc2	Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.0	V
AVcc	Analog Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.0	V
Vi	Input Voltage	RESET, CNVss, BYTE, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P140-P146, P150-P157 <sup>(1)</sup> , V <sub>REF</sub> , X <sub>IN</sub>		-0.3 to Vcc1+0.3	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 <sup>(1)</sup>		-0.3 to Vcc2+0.3	
		P70, P71		-0.3 to 6.0	
Vo	Output Voltage	P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>OUT</sub>		-0.3 to Vcc1+0.3	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 <sup>(1)</sup>		-0.3 to Vcc2+0.3	
		P70, P71		-0.3 to 6.0	
Pd	Power Dissipation		Topr=25° C	500	mW
Topr	Operating Ambient Temperature	during CPU operation	T version	-40 to 85	° C
		during flash memory program and erase operation		0 to 60	
Tstg	Storage Temperature			-65 to 150	° C

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

VCC1=VCC2=5V

**Table 5.44 Electrical Characteristics (Continued)**

( $V_{CC1}=V_{CC2}=4.2$  to  $5.5V$ ,  $V_{SS}=0V$  at  $T_{OPR} = -40$  to  $85^{\circ}C$  (T version),  
 $f(BCLK)=32MHz$  unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
I <sub>CC</sub>	Power Supply Current	In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	f(BCLK)=32 MHz, Square wave, No division	28	50	mA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on ROM	430		μA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on RAM <sup>(1)</sup>	25		μA
			f(BCLK)=32 kHz, In wait mode, T <sub>OPR</sub> =25° C	10		μA
			While clock stops, T <sub>OPR</sub> =25° C	0.8	5	μA
			While clock stops, T <sub>OPR</sub> =85° C		50	μA

## NOTES:

- Value is obtained when setting the FMSTP bit in the FMR0 register to "1" (flash memory stopped).

$V_{CC1}=V_{CC2}=5V$ **Table 5.47 Flash Memory Version Electrical Characteristics**(V<sub>CC1</sub>=4.5 to 5.5V, 3.3 to 3.6V at T<sub>opr</sub>= 0 to 60°C unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
-	Program and Erase Endurance <sup>(2)</sup>	100			cycles
-	Word Program Time (V <sub>CC1</sub> =5.0V, T <sub>opr</sub> =25°C)		25	200	μs
-	Lock Bit Program Time		25	200	μs
-	Block Erase Time (V <sub>CC1</sub> =5.0V, T <sub>opr</sub> =25°C)	4-Kbyte Block	0.3	4	s
		8-Kbyte Block	0.3	4	s
		32-Kbyte Block	0.5	4	s
		64-Kbyte Block	0.8	4	s
-	All-Unlocked-Block Erase Time <sup>(1)</sup>			4 x n	s
t <sub>PS</sub>	Wait Time to Stabilize Flash Memory Circuit			15	μs
-	Data Hold Time (T <sub>opr</sub> =-40 to 85 °C)	10			years

## NOTES:

1. n denotes the number of block to be erased.


2. Number of program-erase cycles per block.

If Program and Erase Endurance is n cycle (n=100), each block can be erased and programmed n cycles.

For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited).

**Table 5.48 Power Supply Timing**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on	V <sub>CC1</sub> =3.0 to 5.5V			2	ms

**Figure 5.11 Power Supply Timing Diagram**

## REVISION HISTORY

## M32C/84 Group (M32C/84, M32C/84T) Datasheet

Rev.	Date	Description	
		Page	Summary
		57	• <b>Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (1)</b> $t_{W(ER)}$ expression on Note 3 modified; $t_{cyc}$ expression added
		58	• <b>Figure 5.4 Vcc1=Vcc2=5V Timing Diagram (2)</b> $t_{ac2(AD-DB)}$ expression on Note 1 modified; $t_{h(ALE-AD)}$ expressions on Notes 1 and 2 modified; $t_{cyc}$ expression added
		63	• <b>Table 5.28 Memory Expansion Mode and Microprocessor Mode</b> $t_{ac1(RD-DB)}$ expression on Note 1 modified; $t_{ac2(RD-DB)}$ expression on Note 1 added
		68	• <b>Figure 5.7 Vcc1=Vcc2=3.3V Timing Diagram (1)</b> $t_{W(ER)}$ expression on Note 3 modified; $t_{cyc}$ expression added
		69	• <b>Figure 5.8 Vcc1=Vcc2=3.3V Timing Diagram (2)</b> $t_{ac2(RD-DB)}$ expression on Note 1 modified; $t_{h(ALE-AD)}$ expressions on Notes 1 and 2 modified; $t_{h(WR-CS)}$ expression on Note 2 modified; $t_{cyc}$ expression added
		74	• <b>Table 5.43 Electrical Characteristics</b> Parameter f(BCLK) and its values added
		78	• <b>Table 5.47 Flash Memory Version Electrical Characteristics</b> Mesurement condition changed