




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                             |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                    |
| Core Processor             | M32C/80                                                                                                                                                                     |
| Core Size                  | 16/32-Bit                                                                                                                                                                   |
| Speed                      | 32MHz                                                                                                                                                                       |
| Connectivity               | CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART                                                                                                                            |
| Peripherals                | DMA, PWM, WDT                                                                                                                                                               |
| Number of I/O              | 85                                                                                                                                                                          |
| Program Memory Size        | 384KB (384K x 8)                                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                                       |
| EEPROM Size                | 4K x 8                                                                                                                                                                      |
| RAM Size                   | 24K x 8                                                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 26x10b; D/A 2x8b                                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                           |
| Mounting Type              | Surface Mount                                                                                                                                                               |
| Package / Case             | 100-LQFP                                                                                                                                                                    |
| Supplier Device Package    | 100-LFQFP (14x14)                                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30843fhgp-u3">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30843fhgp-u3</a> |

## 1.2 Performance Overview

Tables 1.1 and 1.2 list performance overview of the M32C/84 group (M32C/84, M32C/84T).

**Table 1.1 M32C/84 Group (M32C/84, M32C/84T) Performance (144-Pin Package)**

| Characteristic                |                                     | Performance                                                                                                                                                                                                                                             |                                                                                                                            |
|-------------------------------|-------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|
|                               |                                     | M32C/84                                                                                                                                                                                                                                                 | M32C/84T                                                                                                                   |
| CPU                           | Basic Instructions                  | 108 instructions                                                                                                                                                                                                                                        |                                                                                                                            |
|                               | Shortest Instruction Execution Time | 31.3 ns<br>(f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)<br>41.7 ns<br>(f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)                                                                                                                                                    | 31.3 ns<br>(f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)                                                                           |
|                               | Operation Mode                      | Single-chip mode, Memory expansion mode and Microprocessor mode                                                                                                                                                                                         | Single-chip mode                                                                                                           |
|                               | Address Space                       | 16 Mbytes                                                                                                                                                                                                                                               |                                                                                                                            |
|                               | Memory Capacity                     | See Table 1.3                                                                                                                                                                                                                                           |                                                                                                                            |
| Peripheral Function           | I/O Port                            | 123 I/O pins and 1 input pin                                                                                                                                                                                                                            |                                                                                                                            |
|                               | Multifunction Timer                 | Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels<br>Three-phase motor control circuit                                                                                                                                                       |                                                                                                                            |
|                               | Intelligent I/O                     | Time measurement function or Waveform generating function:<br>16 bits x 8 channels<br>Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)                                                        |                                                                                                                            |
|                               | Serial I/O                          | 5 Channels<br>Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>                                                                                                                   |                                                                                                                            |
|                               | CAN Module                          | 1 channel Supporting CAN 2.0B specification                                                                                                                                                                                                             |                                                                                                                            |
|                               | A/D Converter                       | 10-bit A/D converter: 1 circuit, 34 channels                                                                                                                                                                                                            |                                                                                                                            |
|                               | D/A Converter                       | 8 bits x 2 channels                                                                                                                                                                                                                                     |                                                                                                                            |
|                               | DMAC                                | 4 channels                                                                                                                                                                                                                                              |                                                                                                                            |
|                               | DMAC II                             | Can be activated by all peripheral function interrupt sources<br>Immediate transfer, Calculation transfer and Chain transfer functions                                                                                                                  |                                                                                                                            |
|                               | CRC Calculation Circuit             | CRC-CCITT                                                                                                                                                                                                                                               |                                                                                                                            |
|                               | X/Y Converter                       | 16 bits x 16 bits                                                                                                                                                                                                                                       |                                                                                                                            |
|                               | Watchdog Timer                      | 15 bits x 1 channel (with prescaler)                                                                                                                                                                                                                    |                                                                                                                            |
|                               | Interrupt                           | 38 internal and 8 external sources, 5 software sources<br>Interrupt priority level: 7                                                                                                                                                                   |                                                                                                                            |
|                               | Clock Generation Circuit            | 4 circuits<br>Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer<br>(*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally |                                                                                                                            |
|                               | Oscillation Stop Detect Function    | Main clock oscillation stop detect function                                                                                                                                                                                                             |                                                                                                                            |
|                               | Electrical Characteristics          | Supply Voltage                                                                                                                                                                                                                                          | Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1<br>(f(BCLK)=32 MHz)<br>Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1<br>(f(BCLK)=24 MHz) |
| Power Consumption             |                                     | 28 mA (Vcc1=Vcc2=5 V,<br>f(BCLK)=32 MHz)<br>22 mA (Vcc1=Vcc2=3.3 V,<br>f(BCLK)=24 MHz)<br>10μA (Vcc1=Vcc2=5 V,<br>f(BCLK)=32 kHz, in wait mode)                                                                                                         | 28 mA (Vcc1=Vcc2=5 V,<br>f(BCLK)=32 MHz)<br>10μA (Vcc1=Vcc2=5 V,<br>f(BCLK)=32 kHz, in wait mode)                          |
| Flash Memory                  | Program/Erase Supply Voltage        | 3.3 V ± 0.3 V or 5.0 V ± 0.5 V                                                                                                                                                                                                                          |                                                                                                                            |
|                               | Program and Erase Endurance         | 100 times (all space)                                                                                                                                                                                                                                   |                                                                                                                            |
| Operating Ambient Temperature |                                     | -20 to 85°C<br>-40 to 85°C (optional)                                                                                                                                                                                                                   | -40 to 85°C (T version)                                                                                                    |
| Package                       |                                     | 144-pin plastic molded LOFP                                                                                                                                                                                                                             |                                                                                                                            |

**NOTES:**

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/84T (High-reliability version) must be Vcc1=Vcc2.
4. The cold start-up/warm start-up determine function is available only at the user's option.

All options are on a request basis.

## 1.4 Product Information

Table 1.3 lists product information. Figure 1.2 shows the product numbering system.

**Table 1.3 M32C/84 Group (1) (M32C/84)**

**As of July, 2005**

| Type Number    | Package                 | ROM Capacity | RAM Capacity | Remarks      |          |
|----------------|-------------------------|--------------|--------------|--------------|----------|
| M30845FJGP     | PLQP0144KA-A (144P6Q-A) | 512K+4K      | 24K          | Flash Memory |          |
| M30843FJGP     | PLQP0100KB-A (100P6Q-A) |              |              |              |          |
| M30843FJFP     | PRQP0100JB-A (100P6S-A) |              |              |              |          |
| M30845FHGP     | PLQP0144KA-A (144P6Q-A) | 384K+4K      |              |              |          |
| M30843FHGP     | PLQP0100KB-A (100P6Q-A) |              |              |              |          |
| M30843FHFP     | PRQP0100JB-A (100P6S-A) |              |              |              |          |
| M30845FWGP     | PLQP0144KA-A (144P6Q-A) | 320K+4K      |              |              |          |
| M30843FWGP     | PLQP0100KB-A (100P6Q-A) |              |              |              |          |
| M30845MW-XXXGP | PLQP0144KA-A (144P6Q-A) | 320K         |              |              |          |
| M30843MW-XXXGP | PLQP0100KB-A (100P6Q-A) |              |              |              |          |
| M30843MW-XXXFP | PRQP0100JB-A (100P6S-A) |              |              |              |          |
| M30842ME-XXXGP | PLQP0144KA-A (144P6Q-A) | 192K         | 16K          |              | Mask ROM |
| M30840ME-XXXGP | PLQP0100KB-A (100P6Q-A) |              |              |              |          |
| M30840ME-XXXFP | PRQP0100JB-A (100P6S-A) |              |              |              |          |
| M30842MC-XXXGP | PLQP0144KA-A (144P6Q-A) | 128K         | 10K          |              |          |
| M30840MC-XXXGP | PLQP0100KB-A (100P6Q-A) |              |              |              |          |
| M30840MC-XXXFP | PRQP0100JB-A (100P6S-A) |              |              |              |          |
| M30842SGP (D)  | PLQP0144KA-A (144P6Q-A) | ---          |              | ROMless      |          |
| M30840SGP (D)  | PLQP0100KB-A (100P6Q-A) |              |              |              |          |
| M30840SFP (D)  | PRQP0100JB-A (100P6S-A) |              |              |              |          |

(D): Under Development

**Table 1.3 M32C/84 Group (2) (T Version, M32C/84T)**

**As of July, 2005**

| Type Number         | Package                 | ROM Capacity | RAM Capacity | Remarks                                                          |
|---------------------|-------------------------|--------------|--------------|------------------------------------------------------------------|
| M30845FJTGP         | PLQP0144KA-A (144P6Q-A) | 512K+4K      | 24K          | Flash Memory<br>T Version<br>(High-releability<br>85° C Version) |
| M30843FJTGP         | PLQP0100KB-A (100P6Q-A) |              |              |                                                                  |
| M30845FHTGP         | PLQP0144KA-A (144P6Q-A) | 384K+4K      |              |                                                                  |
| M30843FHTGP         | PLQP0100KB-A (100P6Q-A) |              |              |                                                                  |
| M30843FWTGP         | PLQP0100KB-A (100P6Q-A) | 320K+4K      |              |                                                                  |
| M30842MCT-XXXGP (D) | PLQP0144KA-A (144P6Q-A) | 128K         | 10K          | Mask ROM                                                         |
| M30840MCT-XXXGP (D) | PLQP0100KB-A (100P6Q-A) |              |              |                                                                  |

(D): Under Development




Figure 1.2 Product Numbering System

## 1.5 Pin Assignments and Descriptions

Figures 1.3 to 1.5 show pin assignments (top view).




Figure 1.3 Pin Assignment for 144-Pin Package

**Table 1.4 Pin Characteristics for 144-Pin Package (Continued)**

| Pin No. | Control Pin      | Port             | Interrupt Pin | Timer Pin | UART/CAN Pin | Intelligent I/O Pin | Analog Pin       | Bus Control Pin                     |
|---------|------------------|------------------|---------------|-----------|--------------|---------------------|------------------|-------------------------------------|
| 49      |                  | P13 <sub>6</sub> |               |           |              |                     |                  |                                     |
| 50      |                  | P13 <sub>5</sub> |               |           |              |                     |                  |                                     |
| 51      |                  | P13 <sub>4</sub> |               |           |              |                     |                  |                                     |
| 52      |                  | P5 <sub>7</sub>  |               |           |              |                     |                  | $\overline{\text{RDY}}$             |
| 53      |                  | P5 <sub>6</sub>  |               |           |              |                     |                  | $\overline{\text{ALE}}$             |
| 54      |                  | P5 <sub>5</sub>  |               |           |              |                     |                  | $\overline{\text{HOLD}}$            |
| 55      |                  | P5 <sub>4</sub>  |               |           |              |                     |                  | $\overline{\text{HLDA/ALE}}$        |
| 56      |                  | P13 <sub>3</sub> |               |           |              |                     |                  |                                     |
| 57      | V <sub>SS</sub>  |                  |               |           |              |                     |                  |                                     |
| 58      |                  | P13 <sub>2</sub> |               |           |              |                     |                  |                                     |
| 59      | V <sub>CC2</sub> |                  |               |           |              |                     |                  |                                     |
| 60      |                  | P13 <sub>1</sub> |               |           |              |                     |                  |                                     |
| 61      |                  | P13 <sub>0</sub> |               |           |              |                     |                  |                                     |
| 62      |                  | P5 <sub>3</sub>  |               |           |              |                     |                  | $\overline{\text{CLKOUT/BCLK/ALE}}$ |
| 63      |                  | P5 <sub>2</sub>  |               |           |              |                     |                  | $\overline{\text{RD}}$              |
| 64      |                  | P5 <sub>1</sub>  |               |           |              |                     |                  | $\overline{\text{WRH/BHE}}$         |
| 65      |                  | P5 <sub>0</sub>  |               |           |              |                     |                  | $\overline{\text{WRL/WR}}$          |
| 66      |                  | P12 <sub>7</sub> |               |           |              |                     |                  |                                     |
| 67      |                  | P12 <sub>6</sub> |               |           |              |                     |                  |                                     |
| 68      |                  | P12 <sub>5</sub> |               |           |              |                     |                  |                                     |
| 69      |                  | P4 <sub>7</sub>  |               |           |              |                     |                  | $\overline{\text{CS0/A23}}$         |
| 70      |                  | P4 <sub>6</sub>  |               |           |              |                     |                  | $\overline{\text{CS1/A22}}$         |
| 71      |                  | P4 <sub>5</sub>  |               |           |              |                     |                  | $\overline{\text{CS2/A21}}$         |
| 72      |                  | P4 <sub>4</sub>  |               |           |              |                     |                  | $\overline{\text{CS3/A20}}$         |
| 73      |                  | P4 <sub>3</sub>  |               |           |              |                     |                  | A <sub>19</sub>                     |
| 74      | V <sub>CC2</sub> |                  |               |           |              |                     |                  |                                     |
| 75      |                  | P4 <sub>2</sub>  |               |           |              |                     |                  | A <sub>18</sub>                     |
| 76      | V <sub>SS</sub>  |                  |               |           |              |                     |                  |                                     |
| 77      |                  | P4 <sub>1</sub>  |               |           |              |                     |                  | A <sub>17</sub>                     |
| 78      |                  | P4 <sub>0</sub>  |               |           |              |                     |                  | A <sub>16</sub>                     |
| 79      |                  | P3 <sub>7</sub>  |               |           |              |                     |                  | A <sub>15</sub> (/D <sub>15</sub> ) |
| 80      |                  | P3 <sub>6</sub>  |               |           |              |                     |                  | A <sub>14</sub> (/D <sub>14</sub> ) |
| 81      |                  | P3 <sub>5</sub>  |               |           |              |                     |                  | A <sub>13</sub> (/D <sub>13</sub> ) |
| 82      |                  | P3 <sub>4</sub>  |               |           |              |                     |                  | A <sub>12</sub> (/D <sub>12</sub> ) |
| 83      |                  | P3 <sub>3</sub>  |               |           |              |                     |                  | A <sub>11</sub> (/D <sub>11</sub> ) |
| 84      |                  | P3 <sub>2</sub>  |               |           |              |                     |                  | A <sub>10</sub> (/D <sub>10</sub> ) |
| 85      |                  | P3 <sub>1</sub>  |               |           |              |                     |                  | A <sub>9</sub> (/D <sub>9</sub> )   |
| 86      |                  | P12 <sub>4</sub> |               |           |              |                     |                  |                                     |
| 87      |                  | P12 <sub>3</sub> |               |           |              |                     |                  |                                     |
| 88      |                  | P12 <sub>2</sub> |               |           |              |                     |                  |                                     |
| 89      |                  | P12 <sub>1</sub> |               |           |              |                     |                  |                                     |
| 90      |                  | P12 <sub>0</sub> |               |           |              |                     |                  |                                     |
| 91      | V <sub>CC2</sub> |                  |               |           |              |                     |                  |                                     |
| 92      |                  | P3 <sub>0</sub>  |               |           |              |                     |                  | A <sub>8</sub> (/D <sub>8</sub> )   |
| 93      | V <sub>SS</sub>  |                  |               |           |              |                     |                  |                                     |
| 94      |                  | P2 <sub>7</sub>  |               |           |              |                     | AN2 <sub>7</sub> | A <sub>7</sub> (/D <sub>7</sub> )   |
| 95      |                  | P2 <sub>6</sub>  |               |           |              |                     | AN2 <sub>6</sub> | A <sub>6</sub> (/D <sub>6</sub> )   |
| 96      |                  | P2 <sub>5</sub>  |               |           |              |                     | AN2 <sub>5</sub> | A <sub>5</sub> (/D <sub>5</sub> )   |

## NOTES:

1. Bus control pins in M32C/84T cannot be used.

**Table 1.5 Pin Characteristics for 100-Pin Package (Continued)**

| Package Pin No. |    | Control Pin | Port | Interrupt Pin | Timer Pin | UART/CAN Pin    | Intelligent I/O Pin | Analog Pin | Bus Control Pin |
|-----------------|----|-------------|------|---------------|-----------|-----------------|---------------------|------------|-----------------|
| FP              | GP |             |      |               |           |                 |                     |            |                 |
| 51              | 49 |             | P43  |               |           |                 |                     |            | A19             |
| 52              | 50 |             | P42  |               |           |                 |                     |            | A18             |
| 53              | 51 |             | P41  |               |           |                 |                     |            | A17             |
| 54              | 52 |             | P40  |               |           |                 |                     |            | A16             |
| 55              | 53 |             | P37  |               |           |                 |                     |            | A15(/D15)       |
| 56              | 54 |             | P36  |               |           |                 |                     |            | A14(/D14)       |
| 57              | 55 |             | P35  |               |           |                 |                     |            | A13(/D13)       |
| 58              | 56 |             | P34  |               |           |                 |                     |            | A12(/D12)       |
| 59              | 57 |             | P33  |               |           |                 |                     |            | A11(/D11)       |
| 60              | 58 |             | P32  |               |           |                 |                     |            | A10(/D10)       |
| 61              | 59 |             | P31  |               |           |                 |                     |            | A9(/D9)         |
| 62              | 60 | Vcc2        |      |               |           |                 |                     |            |                 |
| 63              | 61 |             | P30  |               |           |                 |                     |            | A8(/D8)         |
| 64              | 62 | Vss         |      |               |           |                 |                     |            |                 |
| 65              | 63 |             | P27  |               |           |                 |                     | AN27       | A7(/D7)         |
| 66              | 64 |             | P26  |               |           |                 |                     | AN26       | A6(/D6)         |
| 67              | 65 |             | P25  |               |           |                 |                     | AN25       | A5(/D5)         |
| 68              | 66 |             | P24  |               |           |                 |                     | AN24       | A4(/D4)         |
| 69              | 67 |             | P23  |               |           |                 |                     | AN23       | A3(/D3)         |
| 70              | 68 |             | P22  |               |           |                 |                     | AN22       | A2(/D2)         |
| 71              | 69 |             | P21  |               |           |                 |                     | AN21       | A1(/D1)         |
| 72              | 70 |             | P20  |               |           |                 |                     | AN20       | A0(/D0)         |
| 73              | 71 |             | P17  | INT5          |           |                 |                     |            | D15             |
| 74              | 72 |             | P16  | INT4          |           |                 |                     |            | D14             |
| 75              | 73 |             | P15  | INT3          |           |                 |                     |            | D13             |
| 76              | 74 |             | P14  |               |           |                 |                     |            | D12             |
| 77              | 75 |             | P13  |               |           |                 |                     |            | D11             |
| 78              | 76 |             | P12  |               |           |                 |                     |            | D10             |
| 79              | 77 |             | P11  |               |           |                 |                     |            | D9              |
| 80              | 78 |             | P10  |               |           |                 |                     |            | D8              |
| 81              | 79 |             | P07  |               |           |                 |                     | AN07       | D7              |
| 82              | 80 |             | P06  |               |           |                 |                     | AN06       | D6              |
| 83              | 81 |             | P05  |               |           |                 |                     | AN05       | D5              |
| 84              | 82 |             | P04  |               |           |                 |                     | AN04       | D4              |
| 85              | 83 |             | P03  |               |           |                 |                     | AN03       | D3              |
| 86              | 84 |             | P02  |               |           |                 |                     | AN02       | D2              |
| 87              | 85 |             | P01  |               |           |                 |                     | AN01       | D1              |
| 88              | 86 |             | P00  |               |           |                 |                     | AN00       | D0              |
| 89              | 87 |             | P107 | KI3           |           |                 |                     | AN7        |                 |
| 90              | 88 |             | P106 | KI2           |           |                 |                     | AN6        |                 |
| 91              | 89 |             | P105 | KI1           |           |                 |                     | AN5        |                 |
| 92              | 90 |             | P104 | KI0           |           |                 |                     | AN4        |                 |
| 93              | 91 |             | P103 |               |           |                 |                     | AN3        |                 |
| 94              | 92 |             | P102 |               |           |                 |                     | AN2        |                 |
| 95              | 93 |             | P101 |               |           |                 |                     | AN1        |                 |
| 96              | 94 | AVss        |      |               |           |                 |                     |            |                 |
| 97              | 95 |             | P100 |               |           |                 |                     | AN0        |                 |
| 98              | 96 | VREF        |      |               |           |                 |                     |            |                 |
| 99              | 97 | AVcc        |      |               |           |                 |                     |            |                 |
| 100             | 98 |             | P97  |               |           | RxD4/SCL4/STxD4 |                     | ADTRG      |                 |

## NOTES:

1. Bus control pins in M32C/84T cannot be used.

## 2.1 General Registers

### 2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R3.

### 2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

### 2.1.3 Static Base Register (SB)

SB is a 24-bit register for SB-relative addressing.

### 2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

### 2.1.5 Program Counter (PC)

PC, 24 bits wide, indicates the address of an instruction to be executed.

### 2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of an relocatable interrupt vector table.

### 2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to **2.1.8 Flag Register (FLG)** for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

### 2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating a CPU state.

#### 2.1.8.1 Carry Flag (C)

The C flag indicates whether carry or borrow has occurred after executing an instruction.

#### 2.1.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

#### 2.1.8.3 Zero Flag (Z)

The Z flag is set to "1" when the value of zero is obtained from an arithmetic operation; otherwise "0".

#### 2.1.8.4 Sign Flag (S)

The S flag is set to "1" when a negative value is obtained from an arithmetic operation; otherwise "0".



### 3. Memory

Figure 3.1 shows a memory map of the M32C/84 group (M32C/84, M32C/84T).

The M32C/84 group (M32C/84, M32C/84T) provides 16-Mbyte address space from addresses 000000<sub>16</sub> to FFFFFFF<sub>16</sub>.

The internal ROM is allocated lower addresses beginning with address FFFFFFF<sub>16</sub>. For example, a 64-Kbyte internal ROM is allocated in addresses FF0000<sub>16</sub> to FFFFFFF<sub>16</sub>.

The fixed interrupt vectors are allocated addresses FFFFDC<sub>16</sub> to FFFFFFF<sub>16</sub>. It stores the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 000400<sub>16</sub>. For example, a 10-Kbyte internal RAM is allocated addresses 000400<sub>16</sub> to 002BFF<sub>16</sub>. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, and timers, is allocated addresses 000000<sub>16</sub> to 0003FF<sub>16</sub>. All blank spaces within SFR are reserved and cannot be accessed by users.

The special page vectors are allocated addresses FFFE00<sub>16</sub> to FFFFDB<sub>16</sub>. It is used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication **M32C/80 Series Software Manual** for details. In memory expansion mode and microprocessor mode, some spaces are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

| Address            | Register                                                                           | Symbol            | Value after RESET      |
|--------------------|------------------------------------------------------------------------------------|-------------------|------------------------|
| 0060 <sub>16</sub> |                                                                                    |                   |                        |
| 0061 <sub>16</sub> |                                                                                    |                   |                        |
| 0062 <sub>16</sub> |                                                                                    |                   |                        |
| 0063 <sub>16</sub> |                                                                                    |                   |                        |
| 0064 <sub>16</sub> |                                                                                    |                   |                        |
| 0065 <sub>16</sub> |                                                                                    |                   |                        |
| 0066 <sub>16</sub> |                                                                                    |                   |                        |
| 0067 <sub>16</sub> |                                                                                    |                   |                        |
| 0068 <sub>16</sub> | DMA0 Interrupt Control Register                                                    | DM0IC             | XXXX X000 <sub>2</sub> |
| 0069 <sub>16</sub> | Timer B5 Interrupt Control Register                                                | TB5IC             | XXXX X000 <sub>2</sub> |
| 006A <sub>16</sub> | DMA2 Interrupt Control Register                                                    | DM2IC             | XXXX X000 <sub>2</sub> |
| 006B <sub>16</sub> | UART2 Receive /ACK Interrupt Control Register                                      | S2RIC             | XXXX X000 <sub>2</sub> |
| 006C <sub>16</sub> | Timer A0 Interrupt Control Register                                                | TA0IC             | XXXX X000 <sub>2</sub> |
| 006D <sub>16</sub> | UART3 Receive /ACK Interrupt Control Register                                      | S3RIC             | XXXX X000 <sub>2</sub> |
| 006E <sub>16</sub> | Timer A2 Interrupt Control Register                                                | TA2IC             | XXXX X000 <sub>2</sub> |
| 006F <sub>16</sub> | UART4 Receive /ACK Interrupt Control Register                                      | S4RIC             | XXXX X000 <sub>2</sub> |
| 0070 <sub>16</sub> | Timer A4 Interrupt Control Register                                                | TA4IC             | XXXX X000 <sub>2</sub> |
| 0071 <sub>16</sub> | UART0/UART3 Bus Conflict Detect Interrupt Control Register                         | BCN0IC/BCN3IC     | XXXX X000 <sub>2</sub> |
| 0072 <sub>16</sub> | UART0 Receive/ACK Interrupt Control Register                                       | S0RIC             | XXXX X000 <sub>2</sub> |
| 0073 <sub>16</sub> | A/D0 Conversion Interrupt Control Register                                         | AD0IC             | XXXX X000 <sub>2</sub> |
| 0074 <sub>16</sub> | UART1 Receive/ACK Interrupt Control Register                                       | S1RIC             | XXXX X000 <sub>2</sub> |
| 0075 <sub>16</sub> | Intelligent I/O Interrupt Control Register 0                                       | IIO0IC            | XXXX X000 <sub>2</sub> |
| 0076 <sub>16</sub> | Timer B1 Interrupt Control Register                                                | TB1IC             | XXXX X000 <sub>2</sub> |
| 0077 <sub>16</sub> | Intelligent I/O Interrupt Control Register 2                                       | IIO2IC            | XXXX X000 <sub>2</sub> |
| 0078 <sub>16</sub> | Timer B3 Interrupt Control Register                                                | TB3IC             | XXXX X000 <sub>2</sub> |
| 0079 <sub>16</sub> | Intelligent I/O Interrupt Control Register 4                                       | IIO4IC            | XXXX X000 <sub>2</sub> |
| 007A <sub>16</sub> | INT5 Interrupt Control Register                                                    | INT5IC            | XX00 X000 <sub>2</sub> |
| 007B <sub>16</sub> |                                                                                    |                   |                        |
| 007C <sub>16</sub> | INT3 Interrupt Control Register                                                    | INT3IC            | XX00 X000 <sub>2</sub> |
| 007D <sub>16</sub> | Intelligent I/O Interrupt Control Register 8                                       | IIO8IC            | XXXX X000 <sub>2</sub> |
| 007E <sub>16</sub> | INT1 Interrupt Control Register                                                    | INT1IC            | XX00 X000 <sub>2</sub> |
| 007F <sub>16</sub> | Intelligent I/O Interrupt Control Register 10/<br>CAN Interrupt 1 Control Register | IIO10IC<br>CAN1IC | XXXX X000 <sub>2</sub> |
| 0080 <sub>16</sub> |                                                                                    |                   |                        |
| 0081 <sub>16</sub> | CAN Interrupt 2 Control Register                                                   | CAN2IC            | XXXX X000 <sub>2</sub> |
| 0082 <sub>16</sub> |                                                                                    |                   |                        |
| 0083 <sub>16</sub> |                                                                                    |                   |                        |
| 0084 <sub>16</sub> |                                                                                    |                   |                        |
| 0085 <sub>16</sub> |                                                                                    |                   |                        |
| 0086 <sub>16</sub> |                                                                                    |                   |                        |
| 0087 <sub>16</sub> |                                                                                    |                   |                        |
| 0088 <sub>16</sub> | DMA1 Interrupt Control Register                                                    | DM1IC             | XXXX X000 <sub>2</sub> |
| 0089 <sub>16</sub> | UART2 Transmit /NACK Interrupt Control Register                                    | S2TIC             | XXXX X000 <sub>2</sub> |
| 008A <sub>16</sub> | DMA3 Interrupt Control Register                                                    | DM3IC             | XXXX X000 <sub>2</sub> |
| 008B <sub>16</sub> | UART3 Transmit /NACK Interrupt Control Register                                    | S3TIC             | XXXX X000 <sub>2</sub> |
| 008C <sub>16</sub> | Timer A1 Interrupt Control Register                                                | TA1IC             | XXXX X000 <sub>2</sub> |
| 008D <sub>16</sub> | UART4 Transmit /NACK Interrupt Control Register                                    | S4TIC             | XXXX X000 <sub>2</sub> |
| 008E <sub>16</sub> | Timer A3 Interrupt Control Register                                                | TA3IC             | XXXX X000 <sub>2</sub> |
| 008F <sub>16</sub> | UART2 Bus Conflict Detect Interrupt Control Register                               | BCN2IC            | XXXX X000 <sub>2</sub> |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

| Address                                  | Register                                               | Symbol    | Value after RESET                                |
|------------------------------------------|--------------------------------------------------------|-----------|--------------------------------------------------|
| 0120 <sub>16</sub><br>0121 <sub>16</sub> | Base Timer Register 1                                  | G1BT      | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 0122 <sub>16</sub>                       | Base Timer Control Register 10                         | G1BCR0    | 00 <sub>16</sub>                                 |
| 0123 <sub>16</sub>                       | Base Timer Control Register 11                         | G1BCR1    | X000 000X <sub>2</sub>                           |
| 0124 <sub>16</sub>                       | Time Measurement Prescaler Register 16                 | G1TPR6    | 00 <sub>16</sub>                                 |
| 0125 <sub>16</sub>                       | Time Measurement Prescaler Register 17                 | G1TPR7    | 00 <sub>16</sub>                                 |
| 0126 <sub>16</sub>                       | Function Enable Register 1                             | G1FE      | 00 <sub>16</sub>                                 |
| 0127 <sub>16</sub>                       | Function Select Register 1                             | G1FS      | 00 <sub>16</sub>                                 |
| 0128 <sub>16</sub><br>0129 <sub>16</sub> | SI/O Receive Buffer Register 1                         | G1RB      | XXXX XXXX <sub>2</sub><br>X000 XXXX <sub>2</sub> |
| 012A <sub>16</sub><br>012B <sub>16</sub> | Transmit Buffer/Receive Data Register 1                | G1TB/G1DR | XX <sub>16</sub><br>                             |
| 012C <sub>16</sub>                       | Receive Input Register 1                               | G1RI      | XX <sub>16</sub>                                 |
| 012D <sub>16</sub>                       | SI/O Communication Mode Register 1                     | G1MR      | 00 <sub>16</sub>                                 |
| 012E <sub>16</sub>                       | Transmit Output Register 1                             | G1TO      | XX <sub>16</sub>                                 |
| 012F <sub>16</sub>                       | SI/O Communication Control Register 1                  | G1CR      | 0000 X011 <sub>2</sub>                           |
| 0130 <sub>16</sub>                       | Data Compare Register 10                               | G1CMP0    | XX <sub>16</sub>                                 |
| 0131 <sub>16</sub>                       | Data Compare Register 11                               | G1CMP1    | XX <sub>16</sub>                                 |
| 0132 <sub>16</sub>                       | Data Compare Register 12                               | G1CMP2    | XX <sub>16</sub>                                 |
| 0133 <sub>16</sub>                       | Data Compare Register 13                               | G1CMP3    | XX <sub>16</sub>                                 |
| 0134 <sub>16</sub>                       | Data Mask Register 10                                  | G1MSK0    | XX <sub>16</sub>                                 |
| 0135 <sub>16</sub>                       | Data Mask Register 11                                  | G1MSK1    | XX <sub>16</sub>                                 |
| 0136 <sub>16</sub>                       |                                                        |           |                                                  |
| 0137 <sub>16</sub>                       |                                                        |           |                                                  |
| 0138 <sub>16</sub><br>0139 <sub>16</sub> | Receive CRC Code Register 1                            | G1RCRC    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 013A <sub>16</sub><br>013B <sub>16</sub> | Transmit CRC Code Register 1                           | G1TCRC    | 00 <sub>16</sub><br>00 <sub>16</sub>             |
| 013C <sub>16</sub>                       | SI/O Extended Mode Register 1                          | G1EMR     | 00 <sub>16</sub>                                 |
| 013D <sub>16</sub>                       | SI/O Extended Receive Control Register 1               | G1ERC     | 00 <sub>16</sub>                                 |
| 013E <sub>16</sub>                       | SI/O Special Communication Interrupt Detect Register 1 | G1IRF     | 00 <sub>16</sub>                                 |
| 013F <sub>16</sub>                       | SI/O Extended Transmit Control Register 1              | G1ETC     | 0000 0XXX <sub>2</sub>                           |
| 0140 <sub>16</sub>                       |                                                        |           |                                                  |
| 0141 <sub>16</sub>                       |                                                        |           |                                                  |
| 0142 <sub>16</sub>                       |                                                        |           |                                                  |
| 0143 <sub>16</sub>                       |                                                        |           |                                                  |
| 0144 <sub>16</sub>                       |                                                        |           |                                                  |
| 0145 <sub>16</sub>                       |                                                        |           |                                                  |
| 0146 <sub>16</sub>                       |                                                        |           |                                                  |
| 0147 <sub>16</sub>                       |                                                        |           |                                                  |
| 0148 <sub>16</sub>                       |                                                        |           |                                                  |
| 0149 <sub>16</sub>                       |                                                        |           |                                                  |
| 014A <sub>16</sub>                       |                                                        |           |                                                  |
| 014B <sub>16</sub>                       |                                                        |           |                                                  |
| 014C <sub>16</sub>                       |                                                        |           |                                                  |
| 014D <sub>16</sub>                       |                                                        |           |                                                  |
| 014E <sub>16</sub>                       |                                                        |           |                                                  |
| 014F <sub>16</sub>                       |                                                        |           |                                                  |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

| Address            | Register                                            | Symbol | Value after RESET      |
|--------------------|-----------------------------------------------------|--------|------------------------|
| 02F0 <sub>16</sub> |                                                     |        |                        |
| 02F1 <sub>16</sub> |                                                     |        |                        |
| 02F2 <sub>16</sub> |                                                     |        |                        |
| 02F3 <sub>16</sub> |                                                     |        |                        |
| 02F4 <sub>16</sub> | UART4 Special Mode Register 4                       | U4SMR4 | 00 <sub>16</sub>       |
| 02F5 <sub>16</sub> | UART4 Special Mode Register 3                       | U4SMR3 | 00 <sub>16</sub>       |
| 02F6 <sub>16</sub> | UART4 Special Mode Register 2                       | U4SMR2 | 00 <sub>16</sub>       |
| 02F7 <sub>16</sub> | UART4 Special Mode Register                         | U4SMR  | 00 <sub>16</sub>       |
| 02F8 <sub>16</sub> | UART4 Transmit/Receive Mode Register                | U4MR   | 00 <sub>16</sub>       |
| 02F9 <sub>16</sub> | UART4 Bit Rate Register                             | U4BRG  | XX <sub>16</sub>       |
| 02FA <sub>16</sub> | UART4 Transmit Buffer Register                      | U4TB   | XX <sub>16</sub>       |
| 02FB <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 02FC <sub>16</sub> | UART4 Transmit/Receive Control Register 0           | U4C0   | 0000 1000 <sub>2</sub> |
| 02FD <sub>16</sub> | UART4 Transmit/Receive Control Register 1           | U4C1   | 0000 0010 <sub>2</sub> |
| 02FE <sub>16</sub> | UART4 Receive Buffer Register                       | U4RB   | XX <sub>16</sub>       |
| 02FF <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0300 <sub>16</sub> | Timer B3, B4, B5 Count Start Flag                   | TBSR   | 000X XXXX <sub>2</sub> |
| 0301 <sub>16</sub> |                                                     |        |                        |
| 0302 <sub>16</sub> | Timer A1-1 Register                                 | TA11   | XX <sub>16</sub>       |
| 0303 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0304 <sub>16</sub> | Timer A2-1 Register                                 | TA21   | XX <sub>16</sub>       |
| 0305 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0306 <sub>16</sub> | Timer A4-1 Register                                 | TA41   | XX <sub>16</sub>       |
| 0307 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0308 <sub>16</sub> | Three-Phase PWM Control Register 0                  | INVC0  | 00 <sub>16</sub>       |
| 0309 <sub>16</sub> | Three-Phase PWM Control Register 1                  | INVC1  | 00 <sub>16</sub>       |
| 030A <sub>16</sub> | Three-Phase Output Buffer Register 0                | IDB0   | XX11 1111 <sub>2</sub> |
| 030B <sub>16</sub> | Three-Phase Output Buffer Register 1                | IDB1   | XX11 1111 <sub>2</sub> |
| 030C <sub>16</sub> | Dead Time Timer                                     | DTT    | XX <sub>16</sub>       |
| 030D <sub>16</sub> | Timer B2 Interrupt Generation Frequency Set Counter | ICTB2  | XX <sub>16</sub>       |
| 030E <sub>16</sub> |                                                     |        |                        |
| 030F <sub>16</sub> |                                                     |        |                        |
| 0310 <sub>16</sub> | Timer B3 Register                                   | TB3    | XX <sub>16</sub>       |
| 0311 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0312 <sub>16</sub> | Timer B4 Register                                   | TB4    | XX <sub>16</sub>       |
| 0313 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0314 <sub>16</sub> | Timer B5 Register                                   | TB5    | XX <sub>16</sub>       |
| 0315 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0316 <sub>16</sub> |                                                     |        |                        |
| 0317 <sub>16</sub> |                                                     |        |                        |
| 0318 <sub>16</sub> |                                                     |        |                        |
| 0319 <sub>16</sub> |                                                     |        |                        |
| 031A <sub>16</sub> |                                                     |        |                        |
| 031B <sub>16</sub> | Timer B3 Mode Register                              | TB3MR  | 00XX 0000 <sub>2</sub> |
| 031C <sub>16</sub> | Timer B4 Mode Register                              | TB4MR  | 00XX 0000 <sub>2</sub> |
| 031D <sub>16</sub> | Timer B5 Mode Register                              | TB5MR  | 00XX 0000 <sub>2</sub> |
| 031E <sub>16</sub> |                                                     |        |                        |
| 031F <sub>16</sub> | External Interrupt Cause Select Register            | IFSR   | 00 <sub>16</sub>       |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## 5. Electrical Characteristics

### 5.1 Electrical Characteristics (M32C/84)

**Table 5.1 Absolute Maximum Ratings**

| Symbol                              | Parameter                     |                                                                                                                                                          | Condition                          | Value                                  | Unit |
|-------------------------------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|----------------------------------------|------|
| V <sub>CC1</sub> , V <sub>CC2</sub> | Supply Voltage                |                                                                                                                                                          | V <sub>CC1</sub> =AV <sub>CC</sub> | -0.3 to 6.0                            | V    |
| V <sub>CC2</sub>                    | Supply Voltage                |                                                                                                                                                          | -                                  | -0.3 to V <sub>CC1</sub>               | V    |
| AV <sub>CC</sub>                    | Analog Supply Voltage         |                                                                                                                                                          | V <sub>CC1</sub> =AV <sub>CC</sub> | -0.3 to 6.0                            | V    |
| V <sub>I</sub>                      | Input Voltage                 | RESET, CNV <sub>SS</sub> , BYTE, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P140-P146, P150-P157 <sup>(1)</sup> , V <sub>REF</sub> , X <sub>IN</sub> |                                    | -0.3 to V <sub>CC1</sub> +0.3          | V    |
|                                     |                               | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 <sup>(1)</sup>                                                     |                                    | -0.3 to V <sub>CC2</sub> +0.3          |      |
|                                     |                               | P70, P71                                                                                                                                                 |                                    | -0.3 to 6.0                            |      |
| V <sub>O</sub>                      | Output Voltage                | P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>OUT</sub>                                          |                                    | -0.3 to V <sub>CC1</sub> +0.3          | V    |
|                                     |                               | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 <sup>(1)</sup>                                                     |                                    | -0.3 to V <sub>CC2</sub> +0.3          |      |
|                                     |                               | P70, P71                                                                                                                                                 |                                    | -0.3 to 6.0                            |      |
| P <sub>d</sub>                      | Power Dissipation             |                                                                                                                                                          | T <sub>opr</sub> =25° C            | 500                                    | mW   |
| T <sub>opr</sub>                    | Operating Ambient Temperature | during CPU operation                                                                                                                                     |                                    | -20 to 85/<br>-40 to 85 <sup>(2)</sup> | ° C  |
|                                     |                               | during flash memory program and erase operation                                                                                                          |                                    | 0 to 60                                |      |
| T <sub>stg</sub>                    | Storage Temperature           |                                                                                                                                                          |                                    | -65 to 150                             | ° C  |

**NOTES:**

1. P11 to P15 are provided in the 144-pin package only.
2. Contact Renesas Technology Sales Co., Ltd, if temperature range of -40 to 85° C is required.

**Table 5.2 Recommended Operating Conditions (Continued)**  
**(V<sub>CC1</sub>=V<sub>CC2</sub>=3.0V to 5.5V at T<sub>opr</sub>=−20 to 85°C unless otherwise specified)**

| Symbol               | Parameter                                                                                        |                               | Standard |        |      | Unit |
|----------------------|--------------------------------------------------------------------------------------------------|-------------------------------|----------|--------|------|------|
|                      |                                                                                                  |                               | Min.     | Typ.   | Max. |      |
| f(BCLK)              | CPU Clock Frequency                                                                              | V <sub>CC1</sub> =4.2 to 5.5V | 0        |        | 32   | MHz  |
|                      |                                                                                                  | V <sub>CC1</sub> =3.0 to 5.5V | 0        |        | 24   | MHz  |
| f(X <sub>IN</sub> )  | Main Clock Input Frequency                                                                       | V <sub>CC1</sub> =4.2 to 5.5V | 0        |        | 32   | MHz  |
|                      |                                                                                                  | V <sub>CC1</sub> =3.0 to 5.5V | 0        |        | 24   | MHz  |
| f(X <sub>CIN</sub> ) | Sub Clock Frequency                                                                              |                               |          | 32.768 | 50   | kHz  |
| f(Ring)              | On-chip Oscillator Frequency (V <sub>CC1</sub> =V <sub>CC2</sub> =5.0V, T <sub>opr</sub> =25° C) |                               | 0.5      | 1      | 2    | MHz  |
| f(PLL)               | PLL Clock Frequency                                                                              | V <sub>CC1</sub> =4.2 to 5.5V | 10       |        | 32   | MHz  |
|                      |                                                                                                  | V <sub>CC1</sub> =3.0 to 5.5V | 10       |        | 24   | MHz  |
| t <sub>SU(PLL)</sub> | Wait Time to Stabilize PLL Frequency Synthesizer                                                 | V <sub>CC1</sub> =5.0V        |          |        | 5    | ms   |
|                      |                                                                                                  | V <sub>CC1</sub> =3.3V        |          |        | 10   | ms   |

$$V_{CC1}=V_{CC2}=5V$$

**Table 5.6 Flash Memory Version Electrical Characteristics (V<sub>CC1</sub>=4.5 to 5.5V, 3.3 to 3.6V at  
T<sub>opr</sub>=0 to 60°C unless otherwise specified)**

| Symbol          | Parameter                                                             |                | Standard |      |              | Unit   |
|-----------------|-----------------------------------------------------------------------|----------------|----------|------|--------------|--------|
|                 |                                                                       |                | Min.     | Typ. | Max.         |        |
| -               | Program and Erase Endurance <sup>(2)</sup>                            |                | 100      |      |              | cycles |
| -               | Word Program Time (V <sub>CC1</sub> =5.0V, T <sub>opr</sub> =25° C)   |                |          | 25   | 200          | μs     |
| -               | Lock Bit Program Time                                                 |                |          | 25   | 200          | μs     |
| -               | Block Erase Time<br>(V <sub>CC1</sub> =5.0V, T <sub>opr</sub> =25° C) | 4-Kbyte Block  |          | 0.3  | 4            | s      |
|                 |                                                                       | 8-Kbyte Block  |          | 0.3  | 4            | s      |
|                 |                                                                       | 32-Kbyte Block |          | 0.5  | 4            | s      |
|                 |                                                                       | 64-Kbyte Block |          | 0.8  | 4            | s      |
| -               | All-Unlocked-Block Erase Time <sup>(1)</sup>                          |                |          |      | 4 x <i>n</i> | s      |
| t <sub>PS</sub> | Wait Time to Stabilize Flash Memory Circuit                           |                |          |      | 15           | μs     |
| -               | Data Hold Time (T <sub>opr</sub> =-40 to 85 ° C)                      |                | 10       |      |              | years  |

## NOTES:

1. *n* denotes the number of block to be erased.

2. Number of program-erase cycles per block.

If Program and Erase Endurance is *n* cycle (*n*≠100), each block can be erased and programmed *n* cycles.  
For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited).

$$V_{CC1}=V_{CC2}=5V$$

**Table 5.7 Voltage Detection Circuit Electrical Characteristics ( $V_{CC1}=V_{CC2}=3.0$  to  $5.5V$ ,  $V_{SS}=0V$  at  $T_{opr}=25^{\circ}C$  unless otherwise specified)**

| Symbol | Parameter                                        | Measurement Condition   | Standard |      |      | Unit |
|--------|--------------------------------------------------|-------------------------|----------|------|------|------|
|        |                                                  |                         | Min.     | Typ. | Max. |      |
| Vdet4  | Low Voltage Detection Voltage <sup>(1)</sup>     | $V_{CC1}=3.0$ to $5.5V$ |          | 3.8  |      | V    |
| Vdet3  | Reset Space Detection Voltage <sup>(1)</sup>     |                         |          | 3.0  |      | V    |
| Vdet3s | Low Voltage Reset Hold Voltage                   |                         | 2.0      |      |      | V    |
| Vdet3r | Low Voltage Reset Release Voltage <sup>(2)</sup> |                         |          | 3.1  |      | V    |

NOTES:


1.  $V_{det4} > V_{det3}$
2.  $V_{det3r} > V_{det3}$  is not guaranteed.

**Table 5.8 Power Supply Timing**

| Symbol     | Parameter                                                    | Measurement Condition         | Standard |                  |      | Unit    |
|------------|--------------------------------------------------------------|-------------------------------|----------|------------------|------|---------|
|            |                                                              |                               | Min.     | Typ.             | Max. |         |
| $t_d(P-R)$ | Wait Time to Stabilize Internal Supply Voltage when Power-on | $V_{CC1}=3.0$ to $5.5V$       |          |                  | 2    | ms      |
| $t_d(S-R)$ | Wait Time to Release Brown-out. Detection Reset              | $V_{CC1}=V_{det3r}$ to $5.5V$ |          | 6 <sup>(1)</sup> | 20   | ms      |
| $t_d(E-A)$ | Start-up Time for Low Voltage Detection Circuit Operation    | $V_{CC1}=3.0$ to $5.5V$       |          |                  | 20   | $\mu s$ |


NOTES:

1.  $V_{CC1}=5V$



**Figure 5.1 Power Supply Timing Diagram**



Figure 5.3 V<sub>CC1</sub>=V<sub>CC2</sub>=5V Timing Diagram (1)

$$V_{CC1}=V_{CC2}=3.3V$$

**Switching Characteristics**

( $V_{CC1} = V_{CC2} = 3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.41 Memory Expansion Mode and Microprocessor Mode**  
(when accessing an external memory space with the multiplexed bus)

| Symbol       | Parameter                                                        | Measurement Condition | Standard |      | Unit |
|--------------|------------------------------------------------------------------|-----------------------|----------|------|------|
|              |                                                                  |                       | Min.     | Max. |      |
| td(BCLK-AD)  | Address Output Delay Time                                        | See Figure 5.2        |          | 18   | ns   |
| th(BCLK-AD)  | Address Output Hold Time (BCLK standard)                         |                       | 0        |      | ns   |
| th(RD-AD)    | Address Output Hold Time (RD standard) <sup>(5)</sup>            |                       | (Note 1) |      | ns   |
| th(WR-AD)    | Address Output Hold Time (WR standard) <sup>(5)</sup>            |                       | (Note 1) |      | ns   |
| td(BCLK-CS)  | Chip-Select Signal Output Delay Time                             |                       |          | 18   | ns   |
| th(BCLK-CS)  | Chip-Select Signal Output Hold Time (BCLK standard)              |                       | 0        |      | ns   |
| th(RD-CS)    | Chip-Select Signal Output Hold Time (RD standard) <sup>(5)</sup> |                       | (Note 1) |      | ns   |
| th(WR-CS)    | Chip-Select Signal Output Hold Time (WR standard) <sup>(5)</sup> |                       | (Note 1) |      | ns   |
| td(BCLK-RD)  | RD Signal Output Delay Time                                      |                       |          | 18   | ns   |
| th(BCLK-RD)  | RD Signal Output Hold Time                                       |                       | -3       |      | ns   |
| td(BCLK-WR)  | WR Signal Output Delay Time                                      |                       |          | 18   | ns   |
| th(BCLK-WR)  | WR Signal Output Hold Time                                       |                       | 0        |      | ns   |
| td(DB-WR)    | Data Output delay Time (WR standard)                             |                       | (Note 2) |      | ns   |
| th(WR-DB)    | Data Output Hold Time (WR standard) <sup>(5)</sup>               |                       | (Note 1) |      | ns   |
| td(BCLK-ALE) | ALE Signal Output Delay Time (BCLK standard)                     |                       |          | 18   | ns   |
| th(BCLK-ALE) | ALE Signal Output Hold Time (BCLK standard)                      |                       | -2       |      | ns   |
| td(AD-ALE)   | ALE Signal Output Delay Time (address standard)                  |                       | (Note 3) |      | ns   |
| th(ALE-AD)   | ALE Signal Output Hold Time (address standard)                   |                       | (Note 4) |      | ns   |
| tdz(RD-AD)   | Address Output Float Start Time                                  |                       |          | 8    | ns   |

**NOTES:**

1. Values can be obtained by the following equations, according to BCLK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

2. Values can be obtained by the following equations, according to BCLK frequency and external bus cycles.

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m=(b+2)-1)$$


3. Values can be obtained by the following equations, according to BCLK frequency and external bus cycles.


$$td(AD - ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$

4. Values can be obtained by the following equations, according to BCLK frequency and external bus cycles.

$$th(ALE - AD) = \frac{10^9 \times n}{f(BCLK) \times 2} - 10 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$

5.  $t_c$  ns is added when recovery cycle is inserted.

Figure 5.9  $V_{CC1}=V_{CC2}=3.3V$  Timing Diagram (3)

Figure 5.10  $V_{CC1}=V_{CC2}=3.3V$  Timing Diagram (4)

$$V_{CC1}=V_{CC2}=5V$$

**Timing Requirements**

( $V_{CC1}=V_{CC2}=4.2$  to  $5.5V$ ,  $V_{SS}=0V$  at  $T_{opr}= -40$  to  $85^{\circ}C$  (T version) unless otherwise specified)

**Table 5.50 Timer A Input (Count Source Input in Event Counter Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{c(TA)}$  | TAiIN Input Cycle Time       | 100      |      | ns   |
| $t_{w(TAH)}$ | TAiIN Input High ("H") Width | 40       |      | ns   |
| $t_{w(TAL)}$ | TAiIN Input Low ("L") Width  | 40       |      | ns   |

**Table 5.51 Timer A Input (Gate Input in Timer Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{c(TA)}$  | TAiIN Input Cycle Time       | 400      |      | ns   |
| $t_{w(TAH)}$ | TAiIN Input High ("H") Width | 200      |      | ns   |
| $t_{w(TAL)}$ | TAiIN Input Low ("L") Width  | 200      |      | ns   |

**Table 5.52 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{c(TA)}$  | TAiIN Input Cycle Time       | 200      |      | ns   |
| $t_{w(TAH)}$ | TAiIN Input High ("H") Width | 100      |      | ns   |
| $t_{w(TAL)}$ | TAiIN Input Low ("L") Width  | 100      |      | ns   |

**Table 5.53 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{w(TAH)}$ | TAiIN Input High ("H") Width | 100      |      | ns   |
| $t_{w(TAL)}$ | TAiIN Input Low ("L") Width  | 100      |      | ns   |

**Table 5.54 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)**

| Symbol           | Parameter                     | Standard |      | Unit |
|------------------|-------------------------------|----------|------|------|
|                  |                               | Min.     | Max. |      |
| $t_{c(UP)}$      | TAiOUT Input Cycle Time       | 2000     |      | ns   |
| $t_{w(UPH)}$     | TAiOUT Input High ("H") Width | 1000     |      | ns   |
| $t_{w(UPL)}$     | TAiOUT Input Low ("L") Width  | 1000     |      | ns   |
| $t_{su(UP-TIN)}$ | TAiOUT Input Setup Time       | 400      |      | ns   |
| $t_{h(TIN-UP)}$  | TAiOUT Input Hold Time        | 400      |      | ns   |