



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	85
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30843fhgp-u3

1.2 Performance Overview

Tables 1.1 and 1.2 list performance overview of the M32C/84 group (M32C/84, M32C/84T).

Table 1.1 M32C/84 Group (M32C/84, M32C/84T) Performance (144-Pin Package)

Characteristic		Performance	
		M32C/84	M32C/84T
CPU	Basic Instructions	108 instructions	
	Shortest Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)
	Operation Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	123 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus ⁽¹⁾ , I ² C bus ⁽²⁾	
	CAN Module	1 channel Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 1 circuit, 34 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	38 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
Electrical Characteristics	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
	Voltage Detection Circuit	Available (optional)	Not available ⁽⁴⁾
	Supply Voltage	Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=32 MHz) Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=24 MHz)	Vcc1=Vcc2=4.2 V to 5.5 V, (f(BCLK)=32 MHz) ⁽³⁾
	Power Consumption	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 22 mA (Vcc1=Vcc2=3.3 V, f(BCLK)=24 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)
	Flash Memory	Program/Erase Supply Voltage 3.3 V ± 0.3 V or 5.0 V ± 0.5 V	5.0 V ± 0.5 V
	Program and Erase Endurance	100 times (all space)	
	Operating Ambient Temperature	-20 to 85°C -40 to 85°C (optional)	-40 to 85°C (T version)
Package		144-pin plastic molded LQFP	

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/84T (High-reliability version) must be Vcc1=Vcc2.
4. The cold start-up/warm start-up determine function is available only at the user's option.

All options are on a request basis.

1.4 Product Information

Table 1.3 lists product information. Figure 1.2 shows the product numbering system.

Table 1.3 M32C/84 Group (1) (M32C/84)

As of July, 2005

Type Number	Package	ROM Capacity	RAM Capacity	Remarks
M30845FJGP	PLQP0144KA-A (144P6Q-A)	512K+4K	24K	Flash Memory
M30843FJGP	PLQP0100KB-A (100P6Q-A)			
M30843FJFP	PRQP0100JB-A (100P6S-A)			
M30845FHGP	PLQP0144KA-A (144P6Q-A)			
M30843FHGP	PLQP0100KB-A (100P6Q-A)			
M30843FHFP	PRQP0100JB-A (100P6S-A)			
M30845FWGP	PLQP0144KA-A (144P6Q-A)			
M30843FWGP	PLQP0100KB-A (100P6Q-A)			
M30845MW-XXXGP	PLQP0144KA-A (144P6Q-A)			
M30843MW-XXXGP	PLQP0100KB-A (100P6Q-A)			
M30843MW-XXXFP	PRQP0100JB-A (100P6S-A)			
M30842ME-XXXGP	PLQP0144KA-A (144P6Q-A)	192K	16K	Mask ROM
M30840ME-XXXGP	PLQP0100KB-A (100P6Q-A)			
M30840ME-XXXFP	PRQP0100JB-A (100P6S-A)			
M30842MC-XXXGP	PLQP0144KA-A (144P6Q-A)	128K	10K	ROMless
M30840MC-XXXGP	PLQP0100KB-A (100P6Q-A)			
M30840MC-XXXFP	PRQP0100JB-A (100P6S-A)			
M30842SGP (D)	PLQP0144KA-A (144P6Q-A)	---	---	ROMless
M30840SGP (D)	PLQP0100KB-A (100P6Q-A)			
M30840SFP (D)	PRQP0100JB-A (100P6S-A)			

(D): Under Development

Table 1.3 M32C/84 Group (2) (T Version, M32C/84T)

As of July, 2005

Type Number	Package	ROM Capacity	RAM Capacity	Remarks
M30845FJTGP	PLQP0144KA-A (144P6Q-A)	512K+4K	24K	Flash Memory T Version (High-reliability 85°C Version)
M30843FJTGP	PLQP0100KB-A (100P6Q-A)			
M30845FHTGP	PLQP0144KA-A (144P6Q-A)			
M30843FHTGP	PLQP0100KB-A (100P6Q-A)			
M30843FWTGP	PLQP0100KB-A (100P6Q-A)			
M30842MCT-XXXGP (D)	PLQP0144KA-A (144P6Q-A)			
M30840MCT-XXXGP (D)	PLQP0100KB-A (100P6Q-A)			
M30840MCT-XXXFP (D)	PRQP0100JB-A (100P6S-A)			
M30840MCT-XXXFP (D)	PRQP0100JB-A (100P6S-A)			
M30840MCT-XXXFP (D)	PRQP0100JB-A (100P6S-A)			

(D): Under Development




Figure 1.2 Product Numbering System

1.5 Pin Assignments and Descriptions

Figures 1.3 to 1.5 show pin assignments (top view).




Figure 1.3 Pin Assignment for 144-Pin Package

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
49		P13 ₆						
50		P13 ₅						
51		P13 ₄						
52		P5 ₇						RDY
53		P5 ₆						ALE
54		P5 ₅						HOLD
55		P5 ₄						HLDA/ALE
56		P13 ₃						
57	Vss							
58		P13 ₂						
59	Vcc ₂							
60		P13 ₁						
61		P13 ₀						
62		P5 ₃						CLKOUT/BCLK/ALE
63		P5 ₂						RD
64		P5 ₁						WRH/BHE
65		P5 ₀						WRL/WR
66		P12 ₇						
67		P12 ₆						
68		P12 ₅						
69		P4 ₇						CS0/A ₂₃
70		P4 ₆						CS1/A ₂₂
71		P4 ₅						CS2/A ₂₁
72		P4 ₄						CS3/A ₂₀
73		P4 ₃						A ₁₉
74	Vcc ₂							
75		P4 ₂						A ₁₈
76	Vss							
77		P4 ₁						A ₁₇
78		P4 ₀						A ₁₆
79		P3 ₇						A ₁₅ (/D ₁₅)
80		P3 ₆						A ₁₄ (/D ₁₄)
81		P3 ₅						A ₁₃ (/D ₁₃)
82		P3 ₄						A ₁₂ (/D ₁₂)
83		P3 ₃						A ₁₁ (/D ₁₁)
84		P3 ₂						A ₁₀ (/D ₁₀)
85		P3 ₁						A ₉ (/D ₉)
86		P12 ₄						
87		P12 ₃						
88		P12 ₂						
89		P12 ₁						
90		P12 ₀						
91	Vcc ₂							
92		P3 ₀						A ₈ (/D ₈)
93	Vss							
94		P2 ₇					AN2 ₇	A ₇ (/D ₇)
95		P2 ₆					AN2 ₆	A ₆ (/D ₆)
96		P2 ₅					AN2 ₅	A ₅ (/D ₅)

NOTES:

1. Bus control pins in M32C/84T cannot be used.

Table 1.5 Pin Characteristics for 100-Pin Package (Continued)

Package Pin No.		Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
FP	GP								
51	49		P43						A19
52	50		P42						A18
53	51		P41						A17
54	52		P40						A16
55	53		P37						A15(/D15)
56	54		P36						A14(/D14)
57	55		P35						A13(/D13)
58	56		P34						A12(/D12)
59	57		P33						A11(/D11)
60	58		P32						A10(/D10)
61	59		P31						A9(/D9)
62	60	VCC2							
63	61		P30						A8(/D8)
64	62	VSS							
65	63		P27					AN27	A7(/D7)
66	64		P26					AN26	A6(/D6)
67	65		P25					AN25	A5(/D5)
68	66		P24					AN24	A4(/D4)
69	67		P23					AN23	A3(/D3)
70	68		P22					AN22	A2(/D2)
71	69		P21					AN21	A1(/D1)
72	70		P20					AN20	A0(/D0)
73	71		P17	INT5					D15
74	72		P16	INT4					D14
75	73		P15	INT3					D13
76	74		P14						D12
77	75		P13						D11
78	76		P12						D10
79	77		P11						D9
80	78		P10						D8
81	79		P07					AN07	D7
82	80		P06					AN06	D6
83	81		P05					AN05	D5
84	82		P04					AN04	D4
85	83		P03					AN03	D3
86	84		P02					AN02	D2
87	85		P01					AN01	D1
88	86		P00					AN00	D0
89	87		P107	Kl3					AN7
90	88		P106	Kl2					AN6
91	89		P105	Kl1					AN5
92	90		P104	Kl0					AN4
93	91		P103						AN3
94	92		P102						AN2
95	93		P101						AN1
96	94	AVSS							
97	95		P100					AN0	
98	96	VREF							
99	97	AVCC							
100	98		P97			RxD4/SCL4/STxD4		ADTRG	

NOTES:

1. Bus control pins in M32C/84T cannot be used.

2.1 General Registers

2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R3.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

2.1.3 Static Base Register (SB)

SB is a 24-bit register for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

2.1.5 Program Counter (PC)

PC, 24 bits wide, indicates the address of an instruction to be executed.

2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of an relocatable interrupt vector table.

2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to **2.1.8 Flag Register (FLG)** for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating a CPU state.

2.1.8.1 Carry Flag (C)

The C flag indicates whether carry or borrow has occurred after executing an instruction.

2.1.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

2.1.8.3 Zero Flag (Z)

The Z flag is set to "1" when the value of zero is obtained from an arithmetic operation; otherwise "0".

2.1.8.4 Sign Flag (S)

The S flag is set to "1" when a negative value is obtained from an arithmetic operation; otherwise "0".

3. Memory

Figure 3.1 shows a memory map of the M32C/84 group (M32C/84, M32C/84T).

The M32C/84 group (M32C/84, M32C/84T) provides 16-Mbyte address space from addresses 00000016 to FFFFFFF16.

The internal ROM is allocated lower addresses beginning with address FFFFFF16. For example, a 64-Kbyte internal ROM is allocated in addresses FF000016 to FFFFFF16.

The fixed interrupt vectors are allocated addresses FFFFDC16 to FFFFFF16. It stores the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00040016. For example, a 10-Kbyte internal RAM is allocated addresses 00040016 to 002BFF16. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, and timers, is allocated addresses 00000016 to 0003FF16. All blank spaces within SFR are reserved and cannot be accessed by users.

The special page vectors are allocated addresses FFFE0016 to FFFFDB16. It is used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication **M32C/80 Series Software Manual** for details.

In memory expansion mode and microprocessor mode, some spaces are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

Address	Register	Symbol	Value after RESET
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816	DMA0 Interrupt Control Register	DM0IC	XXXX X0002
006916	Timer B5 Interrupt Control Register	TB5IC	XXXX X0002
006A16	DMA2 Interrupt Control Register	DM2IC	XXXX X0002
006B16	UART2 Receive /ACK Interrupt Control Register	S2RIC	XXXX X0002
006C16	Timer A0 Interrupt Control Register	TA0IC	XXXX X0002
006D16	UART3 Receive /ACK Interrupt Control Register	S3RIC	XXXX X0002
006E16	Timer A2 Interrupt Control Register	TA2IC	XXXX X0002
006F16	UART4 Receive /ACK Interrupt Control Register	S4RIC	XXXX X0002
007016	Timer A4 Interrupt Control Register	TA4IC	XXXX X0002
007116	UART0/UART3 Bus Conflict Detect Interrupt Control Register	BCN0IC/BCN3IC	XXXX X0002
007216	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X0002
007316	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X0002
007416	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X0002
007516	Intelligent I/O Interrupt Control Register 0	IIO0IC	XXXX X0002
007616	Timer B1 Interrupt Control Register	TB1IC	XXXX X0002
007716	Intelligent I/O Interrupt Control Register 2	IIO2IC	XXXX X0002
007816	Timer B3 Interrupt Control Register	TB3IC	XXXX X0002
007916	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X0002
007A16	INT5 Interrupt Control Register	INT5IC	XX00 X0002
007B16			
007C16	INT3 Interrupt Control Register	INT3IC	XX00 X0002
007D16	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X0002
007E16	INT1 Interrupt Control Register	INT1IC	XX00 X0002
007F16	Intelligent I/O Interrupt Control Register 10/ CAN Interrupt 1 Control Register	IIO10IC CAN1IC	XXXX X0002
008016			
008116	CAN Interrupt 2 Control Register	CAN2IC	XXXX X0002
008216			
008316			
008416			
008516			
008616			
008716			
008816	DMA1 Interrupt Control Register	DM1IC	XXXX X0002
008916	UART2 Transmit /NACK Interrupt Control Register	S2TIC	XXXX X0002
008A16	DMA3 Interrupt Control Register	DM3IC	XXXX X0002
008B16	UART3 Transmit /NACK Interrupt Control Register	S3TIC	XXXX X0002
008C16	Timer A1 Interrupt Control Register	TA1IC	XXXX X0002
008D16	UART4 Transmit /NACK Interrupt Control Register	S4TIC	XXXX X0002
008E16	Timer A3 Interrupt Control Register	TA3IC	XXXX X0002
008F16	UART2 Bus Conflict Detect Interrupt Control Register	BCN2IC	XXXX X0002

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
012016			XX16
012116	Base Timer Register 1	G1BT	XX16
012216	Base Timer Control Register 10	G1BCR0	0016
012316	Base Timer Control Register 11	G1BCR1	X000 000X ₂
012416	Time Measurement Prescaler Register 16	G1TPR6	0016
012516	Time Measurement Prescaler Register 17	G1TPR7	0016
012616	Function Enable Register 1	G1FE	0016
012716	Function Select Register 1	G1FS	0016
012816			XXXX XXXX ₂
012916	SI/O Receive Buffer Register 1	G1RB	X000 XXXX ₂
012A16	Transmit Buffer/Receive Data Register 1	G1TB/G1DR	XX16
012B16			
012C16	Receive Input Register 1	G1RI	XX16
012D16	SI/O Communication Mode Register 1	G1MR	0016
012E16	Transmit Output Register 1	G1TO	XX16
012F16	SI/O Communication Control Register 1	G1CR	0000 X011 ₂
013016	Data Compare Register 10	G1CMP0	XX16
013116	Data Compare Register 11	G1CMP1	XX16
013216	Data Compare Register 12	G1CMP2	XX16
013316	Data Compare Register 13	G1CMP3	XX16
013416	Data Mask Register 10	G1MSK0	XX16
013516	Data Mask Register 11	G1MSK1	XX16
013616			
013716			
013816			XX16
013916	Receive CRC Code Register 1	G1RCRC	XX16
013A16			0016
013B16	Transmit CRC Code Register 1	G1TCRC	0016
013C16	SI/O Extended Mode Register 1	G1EMR	0016
013D16	SI/O Extended Receive Control Register 1	G1ERC	0016
013E16	SI/O Special Communication Interrupt Detect Register 1	G1IRF	0016
013F16	SI/O Extended Transmit Control Register 1	G1ETC	0000 0XXX ₂
014016			
014116			
014216			
014316			
014416			
014516			
014616			
014716			
014816			
014916			
014A16			
014B16			
014C16			
014D16			
014E16			
014F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
02F016			
02F116			
02F216			
02F316			
02F416	UART4 Special Mode Register 4	U4SMR4	0016
02F516	UART4 Special Mode Register 3	U4SMR3	0016
02F616	UART4 Special Mode Register 2	U4SMR2	0016
02F716	UART4 Special Mode Register	U4SMR	0016
02F816	UART4 Transmit/Receive Mode Register	U4MR	0016
02F916	UART4 Bit Rate Register	U4BRG	XX16
02FA16	UART4 Transmit Buffer Register	U4TB	XX16
02FB16			XX16
02FC16	UART4 Transmit/Receive Control Register 0	U4C0	0000 10002
02FD16	UART4 Transmit/Receive Control Register 1	U4C1	0000 00102
02FE16	UART4 Receive Buffer Register	U4RB	XX16
02FF16			XX16
030016	Timer B3, B4, B5 Count Start Flag	TBSR	000X XXXX2
030116			
030216	Timer A1-1 Register	TA11	XX16
030316			XX16
030416	Timer A2-1 Register	TA21	XX16
030516			XX16
030616	Timer A4-1 Register	TA41	XX16
030716			XX16
030816	Three-Phase PWM Control Register 0	INVC0	0016
030916	Three-Phase PWM Control Register 1	INVC1	0016
030A16	Three-Phase Output Buffer Register 0	IDB0	XX11 11112
030B16	Three-Phase Output Buffer Register 1	IDB1	XX11 11112
030C16	Dead Time Timer	DTT	XX16
030D16	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XX16
030E16			
030F16			
031016	Timer B3 Register	TB3	XX16
031116			XX16
031216	Timer B4 Register	TB4	XX16
031316			XX16
031416	Timer B5 Register	TB5	XX16
031516			XX16
031616			
031716			
031816			
031916			
031A16			
031B16	Timer B3 Mode Register	TB3MR	00XX 00002
031C16	Timer B4 Mode Register	TB4MR	00XX 00002
031D16	Timer B5 Mode Register	TB5MR	00XX 00002
031E16			
031F16	External Interrupt Cause Select Register	IFSR	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

5. Electrical Characteristics

5.1 Electrical Characteristics (M32C/84)

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter		Condition	Value	Unit
V _{CC1} , V _{CC2}	Supply Voltage		V _{CC1} =AV _{CC}	-0.3 to 6.0	V
V _{CC2}	Supply Voltage		-	-0.3 to V _{CC1}	V
AV _{CC}	Analog Supply Voltage		V _{CC1} =AV _{CC}	-0.3 to 6.0	V
V _I	Input Voltage	RESET, CNVss, BYTE, P ₆₀ -P ₆₇ , P ₇₂ -P ₇₇ , P ₈₀ -P ₈₇ , P ₉₀ -P ₉₇ , P ₁₀₀ -P ₁₀₇ , P ₁₄₀ -P ₁₄₆ , P ₁₅₀ -P ₁₅₇ ⁽¹⁾ , V _{REF} , X _{IN}		-0.3 to V _{CC1} +0.3	V
		P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ - P ₄₇ , P ₅₀ -P ₅₇ , P ₁₁₀ -P ₁₁₄ , P ₁₂₀ -P ₁₂₇ , P ₁₃₀ - P ₁₃₇ ⁽¹⁾		-0.3 to V _{CC2} +0.3	
		P ₇₀ , P ₇₁		-0.3 to 6.0	
V _O	Output Voltage	P ₆₀ -P ₆₇ , P ₇₂ -P ₇₇ , P ₈₀ -P ₈₄ , P ₈₆ , P ₈₇ , P ₉₀ - P ₉₇ , P ₁₀₀ -P ₁₀₇ , P ₁₄₀ -P ₁₄₆ , P ₁₅₀ -P ₁₅₇ ⁽¹⁾ , X _{OUT}		-0.3 to V _{CC1} +0.3	V
		P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ - P ₄₇ , P ₅₀ -P ₅₇ , P ₁₁₀ -P ₁₁₄ , P ₁₂₀ -P ₁₂₇ , P ₁₃₀ - P ₁₃₇ ⁽¹⁾		-0.3 to V _{CC2} +0.3	
		P ₇₀ , P ₇₁		-0.3 to 6.0	
P _D	Power Dissipation		To _{pr} =25°C	500	mW
To _{pr}	Operating Ambient Temperature	during CPU operation		-20 to 85/ -40 to 85 ⁽²⁾	°C
		during flash memory program and erase operation		0 to 60	
T _{STG}	Storage Temperature			-65 to 150	°C

NOTES:

1. P₁₁ to P₁₅ are provided in the 144-pin package only.

2. Contact Renesas Technology Sales Co., Ltd, if temperature range of -40 to 85°C is required.

Table 5.2 Recommended Operating Conditions (Continued)
($V_{CC1}=V_{CC2}=3.0V$ to $5.5V$ at $T_{OPR}=-20$ to $85^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
$f(BCLK)$	CPU Clock Frequency	$V_{CC1}=4.2$ to $5.5V$	0		32 MHz
		$V_{CC1}=3.0$ to $5.5V$	0		24 MHz
$f(XIN)$	Main Clock Input Frequency	$V_{CC1}=4.2$ to $5.5V$	0		32 MHz
		$V_{CC1}=3.0$ to $5.5V$	0		24 MHz
$f(XCIN)$	Sub Clock Frequency		32.768	50	kHz
$f(Ring)$	On-chip Oscillator Frequency ($V_{CC1}=V_{CC2}=5.0V$, $T_{OPR}=25^{\circ}C$)	0.5	1	2	MHz
$f(PLL)$	PLL Clock Frequency	$V_{CC1}=4.2$ to $5.5V$	10		32 MHz
		$V_{CC1}=3.0$ to $5.5V$	10		24 MHz
$t_{SU(PLL)}$	Wait Time to Stabilize PLL Frequency Synthesizer	$V_{CC1}=5.0V$		5	ms
		$V_{CC1}=3.3V$		10	ms

$V_{CC1}=V_{CC2}=5V$

Table 5.6 Flash Memory Version Electrical Characteristics ($V_{CC1}=4.5$ to $5.5V$, 3.3 to $3.6V$ at $T_{opr}=0$ to $60^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
-	Program and Erase Endurance ⁽²⁾	100			cycles
-	Word Program Time ($V_{CC1}=5.0V$, $T_{opr}=25^{\circ}C$)		25	200	μs
-	Lock Bit Program Time		25	200	μs
-	Block Erase Time ($V_{CC1}=5.0V$, $T_{opr}=25^{\circ}C$)	4-Kbyte Block	0.3	4	s
		8-Kbyte Block	0.3	4	s
		32-Kbyte Block	0.5	4	s
		64-Kbyte Block	0.8	4	s
-	All-Unlocked-Block Erase Time ⁽¹⁾			$4 \times n$	s
t_{PS}	Wait Time to Stabilize Flash Memory Circuit			15	μs
-	Data Hold Time ($T_{opr}=40$ to $85^{\circ}C$)	10			years

NOTES:

1. n denotes the number of block to be erased.

2. Number of program-erase cycles per block.

If Program and Erase Endurance is n cycle ($n=100$), each block can be erased and programmed n cycles.

For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited).

$V_{CC1}=V_{CC2}=5V$

Table 5.7 Voltage Detection Circuit Electrical Characteristics ($V_{CC1}=V_{CC2}=3.0$ to $5.5V$, $V_{SS}=0V$ at $T_{OPR}=25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
Vdet4	Low Voltage Detection Voltage ⁽¹⁾	$V_{CC1}=3.0$ to $5.5V$		3.8		V
Vdet3	Reset Space Detection Voltage ⁽¹⁾			3.0		V
Vdet3s	Low Voltage Reset Hold Voltage		2.0			V
Vdet3r	Low Voltage Reset Release Voltage ⁽²⁾			3.1		V

NOTES:


1. $V_{det4} > V_{det3}$
2. $V_{det3r} > V_{det3}$ is not guaranteed.

Table 5.8 Power Supply Timing

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on	$V_{CC1}=3.0$ to $5.5V$			2	ms
td(S-R)	Wait Time to Release Brown-out Detection Reset	$V_{CC1}=V_{det3r}$ to $5.5V$		6 ⁽¹⁾	20	ms
td(E-A)	Start-up Time for Low Voltage Detection Circuit Operation	$V_{CC1}=3.0$ to $5.5V$			20	μs


NOTES:

1. $V_{CC1}=5V$

**Figure 5.1 Power Supply Timing Diagram**

Memory Expansion Mode and Microprocessor Mode
(when accessing an external memory space)

Vcc1=Vcc2=5V

[Read Timing] (1 ϕ +1 ϕ Bus Cycle)**NOTES:**


1. Values guaranteed only when the microcomputer is used independently.

A maximum of 35ns is guaranteed for td(BCLK-AD)+tsu(DB-BCLK).

2. Varies with operation frequency:

$$tac1(RD-DB) = (t_{cyc}/2 \times m-35)\text{ns.max} \quad (\text{if external bus cycle is } a\phi + b\phi, m=(b \times 2)+1)$$

$$tac1(AD-DB) = (t_{cyc} \times n-35)\text{ns.max} \quad (\text{if external bus cycle is } a\phi + b\phi, n=a+b)$$

[Write timing] (1 ϕ +1 ϕ Bus Cycle)**NOTES:**

3. Varies with operation frequency:

$$td(DB-WR) = (t_{cyc} \times m-20)\text{ns.min} \quad (\text{if external bus cycle is } a\phi+b\phi, m=b)$$

$$th(WR-DB) = (t_{cyc}/2-10)\text{ns.min}$$

$$th(WR-AD) = (t_{cyc}/2-10)\text{ns.min}$$

$$th(WR-CS) = (t_{cyc}/2-10)\text{ns.min}$$

$$tw(WR) = (t_{cyc}/2 \times n-15)\text{ns.min} \quad (\text{if external bus cycle is } a\phi+b\phi, n=(bx2)-1)$$

Measurement Conditions:

- Vcc1=Vcc2=4.2 to 5.5V
- Input high and low voltage: V_{IH}=2.5V, V_{IL}=0.8V
- Output high and low voltage: V_{OH}=2.0V, V_{OL}=0.8V

$$t_{cyc} = \frac{10^9}{f(BCLK)}$$

Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (1)

VCC1=VCC2=3.3V

Switching Characteristics

(VCC1 = VCC2 = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)

Table 5.41 Memory Expansion Mode and Microprocessor Mode

(when accessing an external memory space with the multiplexed bus)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		0		ns
th(RD-AD)	Address Output Hold Time (RD standard) ⁽⁵⁾		(Note 1)		ns
th(WR-AD)	Address Output Hold Time (WR standard) ⁽⁵⁾		(Note 1)		ns
td(BCLK-CS)	Chip-Select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		0		ns
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard) ⁽⁵⁾		(Note 1)		ns
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard) ⁽⁵⁾		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-3		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(DB-WR)	Data Output delay Time (WR standard)		(Note 2)		ns
th(WR-DB)	Data Output Hold Time (WR standard) ⁽⁵⁾		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (BCLK standard)		-2		ns
td(AD-ALE)	ALE Signal Output Delay Time (address standard)		(Note 3)		ns
th(ALE-AD)	ALE Signal Output Hold Time (address standard)		(Note 4)		ns
tdz(RD-AD)	Address Output Float Start Time			8	ns

NOTES:

1. Values can be obtained by the following equations, according to BLCK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

2. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles.

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m=(b+2)-1)$$


3. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles.


$$td(AD - ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$

4. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles.

$$th(ALE - AD) = \frac{10^9 \times n}{f(BCLK) \times 2} - 10 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$

5. tc ns is added when recovery cycle is inserted.

**Figure 5.9 V_{CC1}=V_{CC2}=3.3V Timing Diagram (3)**

Figure 5.10 $V_{CC1}=V_{CC2}=3.3V$ Timing Diagram (4)

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements**(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version) unless otherwise specified)**Table 5.50 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	100		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	40		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	40		ns

Table 5.51 Timer A Input (Gate Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	400		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	200		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	200		ns

Table 5.52 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	200		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	100		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	100		ns

Table 5.53 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	100		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	100		ns

Table 5.54 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(UP)}	TA _{iOUT} Input Cycle Time	2000		ns
t _{W(UPH)}	TA _{iOUT} Input High ("H") Width	1000		ns
t _{W(UPL)}	TA _{iOUT} Input Low ("L") Width	1000		ns
t _{SU(UP-TIN)}	TA _{iOUT} Input Setup Time	400		ns
t _{H(TIN-UP)}	TA _{iOUT} Input Hold Time	400		ns