



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Not For New Designs |
| Core Processor | M32C/80 |
| Core Size | 16/32-Bit |
| Speed | 32MHz |
| Connectivity | CANbus, I ² C, IEBus, SIO, UART/USART |
| Peripherals | DMA, PWM, WDT |
| Number of I/O | 85 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 24K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 26x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/m30843fjgp-u3 |

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

| Pin No. | Control Pin | Port | Interrupt Pin | Timer Pin | UART/CAN Pin | Intelligent I/O Pin | Analog Pin | Bus Control Pin |
|---------|------------------|------------------|---------------|-----------|--------------|---------------------|------------------|-------------------------------------|
| 49 | | P13 ₆ | | | | | | |
| 50 | | P13 ₅ | | | | | | |
| 51 | | P13 ₄ | | | | | | |
| 52 | | P5 ₇ | | | | | | RDY |
| 53 | | P5 ₆ | | | | | | ALE |
| 54 | | P5 ₅ | | | | | | HOLD |
| 55 | | P5 ₄ | | | | | | HLDA/ALE |
| 56 | | P13 ₃ | | | | | | |
| 57 | Vss | | | | | | | |
| 58 | | P13 ₂ | | | | | | |
| 59 | Vcc ₂ | | | | | | | |
| 60 | | P13 ₁ | | | | | | |
| 61 | | P13 ₀ | | | | | | |
| 62 | | P5 ₃ | | | | | | CLKOUT/BCLK/ALE |
| 63 | | P5 ₂ | | | | | | RD |
| 64 | | P5 ₁ | | | | | | WRH/BHE |
| 65 | | P5 ₀ | | | | | | WRL/WR |
| 66 | | P12 ₇ | | | | | | |
| 67 | | P12 ₆ | | | | | | |
| 68 | | P12 ₅ | | | | | | |
| 69 | | P4 ₇ | | | | | | CS0/A ₂₃ |
| 70 | | P4 ₆ | | | | | | CS1/A ₂₂ |
| 71 | | P4 ₅ | | | | | | CS2/A ₂₁ |
| 72 | | P4 ₄ | | | | | | CS3/A ₂₀ |
| 73 | | P4 ₃ | | | | | | A ₁₉ |
| 74 | Vcc ₂ | | | | | | | |
| 75 | | P4 ₂ | | | | | | A ₁₈ |
| 76 | Vss | | | | | | | |
| 77 | | P4 ₁ | | | | | | A ₁₇ |
| 78 | | P4 ₀ | | | | | | A ₁₆ |
| 79 | | P3 ₇ | | | | | | A ₁₅ (/D ₁₅) |
| 80 | | P3 ₆ | | | | | | A ₁₄ (/D ₁₄) |
| 81 | | P3 ₅ | | | | | | A ₁₃ (/D ₁₃) |
| 82 | | P3 ₄ | | | | | | A ₁₂ (/D ₁₂) |
| 83 | | P3 ₃ | | | | | | A ₁₁ (/D ₁₁) |
| 84 | | P3 ₂ | | | | | | A ₁₀ (/D ₁₀) |
| 85 | | P3 ₁ | | | | | | A ₉ (/D ₉) |
| 86 | | P12 ₄ | | | | | | |
| 87 | | P12 ₃ | | | | | | |
| 88 | | P12 ₂ | | | | | | |
| 89 | | P12 ₁ | | | | | | |
| 90 | | P12 ₀ | | | | | | |
| 91 | Vcc ₂ | | | | | | | |
| 92 | | P3 ₀ | | | | | | A ₈ (/D ₈) |
| 93 | Vss | | | | | | | |
| 94 | | P2 ₇ | | | | | AN2 ₇ | A ₇ (/D ₇) |
| 95 | | P2 ₆ | | | | | AN2 ₆ | A ₆ (/D ₆) |
| 96 | | P2 ₅ | | | | | AN2 ₅ | A ₅ (/D ₅) |

NOTES:

1. Bus control pins in M32C/84T cannot be used.

Table 1.5 Pin Characteristics for 100-Pin Package

| Package Pin No. | Control Pin FP GP | Port | Interrupt Pin | Timer Pin | UART/CAN Pin | Intelligent I/O Pin | Analog Pin | Bus Control Pin ⁽¹⁾ |
|-----------------|----------------------|------|---------------|-------------|-----------------|-----------------------------|-----------------|--------------------------------|
| 1 99 | | P96 | | | TxD4/SDA4/SRxD4 | | ANEX1 | |
| 2 100 | | P95 | | | CLK4 | | ANEX0 | |
| 3 1 | | P94 | | TB4IN | CTS4/RTS4/SS4 | | DA1 | |
| 4 2 | | P93 | | TB3IN | CTS3/RTS3/SS3 | | DA0 | |
| 5 3 | | P92 | | TB2IN | TxD3/SDA3/SRxD3 | | | |
| 6 4 | | P91 | | TB1IN | RxD3/SCL3/STxD3 | | | |
| 7 5 | | P90 | | TB0IN | CLK3 | | | |
| 8 6 | BYTE | | | | | | | |
| 9 7 | CNVss | | | | | | | |
| 10 8 | XCIN | P87 | | | | | | |
| 11 9 | XCOUNT | P86 | | | | | | |
| 12 10 | RESET | | | | | | | |
| 13 11 | XOUT | | | | | | | |
| 14 12 | Vss | | | | | | | |
| 15 13 | XIN | | | | | | | |
| 16 14 | VCC1 | | | | | | | |
| 17 15 | | P85 | NMI | | | | | |
| 18 16 | | P84 | INT2 | | | | | |
| 19 17 | | P83 | INT1 | | CAN0IN | | | |
| 20 18 | | P82 | INT0 | | CAN0OUT | | | |
| 21 19 | | P81 | | TA4IN/Ū | | INPC15/OUTC15 | | |
| 22 20 | | P80 | | TA4OUT/U | | ISRxD0 | | |
| 23 21 | | P77 | | TA3IN | CAN0IN | INPC14/OUTC14/ISCLK0 | | |
| 24 22 | | P76 | | TA3OUT | CAN0OUT | INPC13/OUTC13/ISTxD0 | | |
| 25 23 | | P75 | | TA2IN/W | | INPC12/OUTC12/ISRxD1/BE1IN | | |
| 26 24 | | P74 | | TA2OUT/W | | INPC11/OUTC11/ISCLK1 | | |
| 27 25 | | P73 | | TA1IN/V | CTS2/RTS2/SS2 | INPC10/OUTC10/ISTxD1/BE1OUT | | |
| 28 26 | | P72 | | TA1OUT/V | CLK2 | | | |
| 29 27 | | P71 | | TB5IN/TA0IN | RxD2/SCL2/STxD2 | INPC17/OUTC17 | | |
| 30 28 | | P70 | | TA0OUT | TxD2/SDA2/SRxD2 | INPC16/OUTC16 | | |
| 31 29 | | P67 | | | TxD1/SDA1/SRxD1 | | | |
| 32 30 | | P66 | | | RxD1/SCL1/STxD1 | | | |
| 33 31 | | P65 | | | CLK1 | | | |
| 34 32 | | P64 | | | CTS1/RTS1/SS1 | | | |
| 35 33 | | P63 | | | TxD0/SDA0/SRxD0 | | | |
| 36 34 | | P62 | | | RxD0/SCL0/STxD0 | | | |
| 37 35 | | P61 | | | CLK0 | | | |
| 38 36 | | P60 | | | CTS0/RTS0/SS0 | | | |
| 39 37 | | P57 | | | | | RDY | |
| 40 38 | | P56 | | | | | ALE | |
| 41 39 | | P55 | | | | | HOLD | |
| 42 40 | | P54 | | | | | HLDA/ALE | |
| 43 41 | | P53 | | | | | CLKout/BCLK/ALE | |
| 44 42 | | P52 | | | | | RD | |
| 45 43 | | P51 | | | | | WRH/BHE | |
| 46 44 | | P50 | | | | | WRL/WR | |
| 47 45 | | P47 | | | | | CS0/A23 | |
| 48 46 | | P46 | | | | | CS1/A22 | |
| 49 47 | | P45 | | | | | CS2/A21 | |
| 50 48 | | P44 | | | | | CS3/A20 | |

NOTES:

1. Bus control pins in M32C/84T cannot be used.

1.6 Pin Description

Table 1.6 Pin Description (100-Pin and 144-Pin Packages)

| Classification | Symbol | I/O Type | Supply Voltage | Function |
|--|-----------------------------|----------|----------------|--|
| Power Supply | VCC1, VCC2 Vss | I | - | Apply 3.0 to 5.5V to both VCC1 and VCC2 pins. Apply 0V to the Vss pin. $VCC1 \geq VCC2^{(1, 2)}$ |
| Analog Power Supply | AVCC AVSS | I | VCC1 | Supplies power to the A/D converter. Connect the AVCC pin to VCC1 and the AVSS pin to Vss |
| Reset Input | RESET | I | VCC1 | The microcomputer is in a reset state when "L" is applied to the RESET pin |
| CNVss | CNVss | I | VCC1 | Switches processor mode. Connect the CNVss pin to Vss to start up in single-chip mode or to VCC1 to start up in microprocessor mode |
| Input to Switch External Data Bus Width ⁽³⁾ | BYTE | I | VCC1 | Switches data bus width in external memory space 3. The data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H". Set to either. Connect the BYTE pin to Vss to use the microcomputer in single-chip mode |
| Bus Control Pins ⁽³⁾ | D0 to D7 | I/O | VCC2 | Inputs and outputs data (D0 to D7) while accessing an external memory space with separate bus |
| | D8 to D15 | I/O | VCC2 | Inputs and outputs data (D8 to D15) while accessing an external memory space with 16-bit separate bus |
| | A0 to A22 | O | VCC2 | Outputs address bits A0 to A22 |
| | A23 | O | VCC2 | Outputs inverted address bit A23 |
| | A0/D0 to A7/D7 | I/O | VCC2 | Inputs and outputs data (D0 to D7) and outputs 8 low-order address bits (A0 to A7) by time-sharing while accessing an external memory space with multiplexed bus |
| | A8/D8 to A15/D15 | I/O | VCC2 | Inputs and outputs data (D8 to D15) and outputs 8 middle-order address bits (A8 to A15) by time-sharing while accessing an external memory space with 16-bit multiplexed bus |
| | CS0 to CS3 | O | VCC2 | Outputs CS0 to CS3 that are chip-select signals specifying an external space |
| | WRL / WR WRH / BHE RD | O | VCC2 | Outputs WRL, WRH, (WR, BHE) and RD signals. WRL and WRH can be switched with WR and BHE by program ■ WRL, WRH and RD selected: If external data bus is 16 bits wide, data is written to an even address in external memory space when WRL is held "L". Data is written to an odd address when WRH is held "L". Data is read when RD is held "L". ■ WR, BHE and RD selected: Data is written to external memory space when WR is held "L". Data in an external memory space is read when RD is held "L". An odd address is accessed when BHE is held "L". Select WR, BHE and RD for external 8-bit data bus. |
| | ALE | O | VCC2 | ALE is a signal latching the address |
| | HOLD | I | VCC2 | The microcomputer is placed in a hold state while the HOLD pin is held "L" |
| | HLDA | O | VCC2 | Outputs an "L" signal while the microcomputer is placed in a hold state |
| | RDY | I | VCC2 | Bus is placed in a wait state while the RDY pin is held "L" |

I : Input O : Output I/O : Input and output

NOTES:

1. VCC1 is hereinafter referred to as VCC unless otherwise noted.
2. Apply 4.2 to 5.5V to the VCC1 and VCC2 pins when using M32C/84T. $VCC1 = VCC2$.
3. Bus control pins in M32C/84T cannot be used.

4. Special Function Registers (SFR)

| Address | Register | Symbol | Value after RESET |
|---------|--|--------|--|
| 000016 | | | |
| 000116 | | | |
| 000216 | | | |
| 000316 | | | |
| 000416 | Processor Mode Register 0 ⁽¹⁾ | PM0 | 1000 00002(CNVss pin ="L") 0000 00112(CNVss pin ="H") |
| 000516 | Processor Mode Register 1 | PM1 | 0016 |
| 000616 | System Clock Control Register 0 | CM0 | 0000 10002 |
| 000716 | System Clock Control Register 1 | CM1 | 0010 00002 |
| 000816 | | | |
| 000916 | Address Match Interrupt Enable Register | AIER | 0016 |
| 000A16 | Protect Register | PRCR | XXXX 00002 |
| 000B16 | External Data Bus Width Control Register ⁽²⁾ | DS | XXXX 10002(BYTE pin ="L") XXXX 00002(BYTE pin ="H") |
| 000C16 | Main Clock Division Register | MCD | XXX0 10002 |
| 000D16 | Oscillation Stop Detection Register | CM2 | 0016 |
| 000E16 | Watchdog Timer Start Register | WDTS | XX16 |
| 000F16 | Watchdog Timer Control Register | WDC | 000X XXXX2 |
| 001016 | | | |
| 001116 | Address Match Interrupt Register 0 | RMAD0 | 00000016 |
| 001216 | | | |
| 001316 | Processor Mode Register 2 | PM2 | 0016 |
| 001416 | | | |
| 001516 | Address Match Interrupt Register 1 | RMAD1 | 00000016 |
| 001616 | | | |
| 001716 | Voltage Detection Register 2 ⁽²⁾ | VCR2 | 0016 |
| 001816 | | | |
| 001916 | Address Match Interrupt Register 2 | RMAD2 | 00000016 |
| 001A16 | | | |
| 001B16 | Voltage Detection Register 1 ⁽²⁾ | VCR1 | 0000 10002 |
| 001C16 | | | |
| 001D16 | Address Match Interrupt Register 3 | RMAD3 | 00000016 |
| 001E16 | | | |
| 001F16 | | | |
| 002016 | | | |
| 002116 | | | |
| 002216 | | | |
| 002316 | | | |
| 002416 | | | |
| 002516 | | | |
| 002616 | PLL Control Register 0 | PLC0 | 0001 X0102 |
| 002716 | PLL Control Register 1 | PLC1 | 000X 00002 |
| 002816 | | | |
| 002916 | Address Match Interrupt Register 4 | RMAD4 | 00000016 |
| 002A16 | | | |
| 002B16 | | | |
| 002C16 | | | |
| 002D16 | Address Match Interrupt Register 5 | RMAD5 | 00000016 |
| 002E16 | | | |
| 002F16 | Voltage Down Detection Interrupt Register ⁽²⁾ | D4INT | 0016 |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The PM01 and PM00 bits in the PM1 register maintain values set before reset even if software reset or watchdog timer reset is performed.
2. These registers in M32C/84T cannot be used.

| Address | Register | Symbol | Value after RESET |
|---------|---|-----------|------------------------|
| 00C016 | | | |
| 00C116 | | | |
| 00C216 | | | |
| 00C316 | | | |
| 00C416 | | | |
| 00C516 | | | |
| 00C616 | | | |
| 00C716 | | | |
| 00C816 | | | |
| 00C916 | | | |
| 00CA16 | | | |
| 00CB16 | | | |
| 00CC16 | | | |
| 00CD16 | | | |
| 00CE16 | | | |
| 00CF16 | | | |
| 00D016 | | | |
| 00D116 | | | |
| 00D216 | | | |
| 00D316 | | | |
| 00D416 | | | |
| 00D516 | | | |
| 00D616 | | | |
| 00D716 | | | |
| 00D816 | | | |
| 00D916 | | | |
| 00DA16 | | | |
| 00DB16 | | | |
| 00DC16 | | | |
| 00DD16 | | | |
| 00DE16 | | | |
| 00DF16 | | | |
| 00E016 | | | |
| 00E116 | | | |
| 00E216 | | | |
| 00E316 | | | |
| 00E416 | | | |
| 00E516 | | | |
| 00E616 | | | |
| 00E716 | | | |
| 00E816 | SI/O Receive Buffer Register 0 | G0RB | XXXX XXXX ₂ |
| 00E916 | | | X000 XXXX ₂ |
| 00EA16 | Transmit Buffer/Receive Data Register 0 | G0TB/G0DR | XX16 |
| 00EB16 | | | |
| 00EC16 | Receive Input Register 0 | G0RI | XX16 |
| 00ED16 | SI/O Communication Mode Register 0 | G0MR | 0016 |
| 00EE16 | Transmit Output Register 0 | G0TO | XX16 |
| 00EF16 | SI/O Communication Control Register 0 | G0CR | 0000 X011 ₂ |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

| Address | Register | Symbol | Value after RESET |
|------------------|--|-------------|-------------------|
| 00F016 | Data Compare Register 00 | G0CMP0 | XX16 |
| 00F116 | Data Compare Register 01 | G0CMP1 | XX16 |
| 00F216 | Data Compare Register 02 | G0CMP2 | XX16 |
| 00F316 | Data Compare Register 03 | G0CMP3 | XX16 |
| 00F416 | Data Mask Register 00 | G0MSK0 | XX16 |
| 00F516 | Data Mask Register 01 | G0MSK1 | XX16 |
| 00F616 | Communication Clock Select Register | CCS | XXXX 00002 |
| 00F716 | | | |
| 00F816 00F916 | Receive CRC Code Register 0 | G0RCRC | XX16 XX16 |
| 00FA16 00FB16 | Transmit CRC Code Register 0 | G0TCRC | 0016 0016 |
| 00FC16 | SI/O Extended Mode Register 0 | G0EMR | 0016 |
| 00FD16 | SI/O Extended Receive Control Register 0 | G0ERC | 0016 |
| 00FE16 | SI/O Special Communication Interrupt Detect Register 0 | G0IRF | 0016 |
| 00FF16 | SI/O Extended Transmit Control Register 0 | G0ETC | 0000 0XXX2 |
| 010016 010116 | Time Measurement/Waveform Generating Register 10 | G1TM0/G1PO0 | XX16 XX16 |
| 010216 010316 | Time Measurement/Waveform Generating Register 11 | G1TM1/G1PO1 | XX16 XX16 |
| 010416 010516 | Time Measurement/Waveform Generating Register 12 | G1TM2/G1PO2 | XX16 XX16 |
| 010616 010716 | Time Measurement/Waveform Generating Register 13 | G1TM3/G1PO3 | XX16 XX16 |
| 010816 010916 | Time Measurement/Waveform Generating Register 14 | G1TM4/G1PO4 | XX16 XX16 |
| 010A16 010B16 | Time Measurement/Waveform Generating Register 15 | G1TM5/G1PO5 | XX16 XX16 |
| 010C16 010D16 | Time Measurement/Waveform Generating Register 16 | G1TM6/G1PO6 | XX16 XX16 |
| 010E16 010F16 | Time Measurement/Waveform Generating Register 17 | G1TM7/G1PO7 | XX16 XX16 |
| 011016 | Waveform Generating Control Register 10 | G1POCR0 | 0000 X0002 |
| 011116 | Waveform Generating Control Register 11 | G1POCR1 | 0X00 X0002 |
| 011216 | Waveform Generating Control Register 12 | G1POCR2 | 0X00 X0002 |
| 011316 | Waveform Generating Control Register 13 | G1POCR3 | 0X00 X0002 |
| 011416 | Waveform Generating Control Register 14 | G1POCR4 | 0X00 X0002 |
| 011516 | Waveform Generating Control Register 15 | G1POCR5 | 0X00 X0002 |
| 011616 | Waveform Generating Control Register 16 | G1POCR6 | 0X00 X0002 |
| 011716 | Waveform Generating Control Register 17 | G1POCR7 | 0X00 X0002 |
| 011816 | Time Measurement Control Register 10 | G1TMCR0 | 0016 |
| 011916 | Time Measurement Control Register 11 | G1TMCR1 | 0016 |
| 011A16 | Time Measurement Control Register 12 | G1TMCR2 | 0016 |
| 011B16 | Time Measurement Control Register 13 | G1TMCR3 | 0016 |
| 011C16 | Time Measurement Control Register 14 | G1TMCR4 | 0016 |
| 011D16 | Time Measurement Control Register 15 | G1TMCR5 | 0016 |
| 011E16 | Time Measurement Control Register 16 | G1TMCR6 | 0016 |
| 011F16 | Time Measurement Control Register 17 | G1TMCR7 | 0016 |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

| Address | Register | Symbol | Value after RESET |
|---------|---|--------|-------------------|
| 032016 | | | |
| 032116 | | | |
| 032216 | | | |
| 032316 | | | |
| 032416 | UART3 Special Mode Register 4 | U3SMR4 | 0016 |
| 032516 | UART3 Special Mode Register 3 | U3SMR3 | 0016 |
| 032616 | UART3 Special Mode Register 2 | U3SMR2 | 0016 |
| 032716 | UART3 Special Mode Register | U3SMR | 0016 |
| 032816 | UART3 Transmit/Receive Mode Register | U3MR | 0016 |
| 032916 | UART3 Bit Rate Register | U3BRG | XX16 |
| 032A16 | | | |
| 032B16 | UART3 Transmit Buffer Register | U3TB | XX16 XX16 |
| 032C16 | UART3 Transmit/Receive Control Register 0 | U3C0 | 0000 10002 |
| 032D16 | UART3 Transmit/Receive Control Register 1 | U3C1 | 0000 00102 |
| 032E16 | | | |
| 032F16 | UART3 Receive Buffer Register | U3RB | XX16 XX16 |
| 033016 | | | |
| 033116 | | | |
| 033216 | | | |
| 033316 | | | |
| 033416 | UART2 Special Mode Register 4 | U2SMR4 | 0016 |
| 033516 | UART2 Special Mode Register 3 | U2SMR3 | 0016 |
| 033616 | UART2 Special Mode Register 2 | U2SMR2 | 0016 |
| 033716 | UART2 Special Mode Register | U2SMR | 0016 |
| 033816 | UART2 Transmit/Receive Mode Register | U2MR | 0016 |
| 033916 | UART2 Bit Rate Register | U2BRG | XX16 |
| 033A16 | | | |
| 033B16 | UART2 Transmit Buffer Register | U2TB | XX16 XX16 |
| 033C16 | UART2 Transmit/Receive Control Register 0 | U2C0 | 0000 10002 |
| 033D16 | UART2 Transmit/Receive Control Register 1 | U2C1 | 0000 00102 |
| 033E16 | | | |
| 033F16 | UART2 Receive Buffer Register | U2RB | XX16 XX16 |
| 034016 | Count Start Flag | TABSR | 0016 |
| 034116 | Clock Prescaler Reset Flag | CPSRF | 0XXX XXXX2 |
| 034216 | One-Shot Start Flag | ONSF | 0016 |
| 034316 | Trigger Select Register | TRGSR | 0016 |
| 034416 | Up/Down Flag | UDF | 0016 |
| 034516 | | | |
| 034616 | | | |
| 034716 | Timer A0 Register | TA0 | XX16 XX16 |
| 034816 | | | |
| 034916 | Timer A1 Register | TA1 | XX16 XX16 |
| 034A16 | | | |
| 034B16 | Timer A2 Register | TA2 | XX16 XX16 |
| 034C16 | | | |
| 034D16 | Timer A3 Register | TA3 | XX16 XX16 |
| 034E16 | | | |
| 034F16 | Timer A4 Register | TA4 | XX16 XX16 |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<100-pin Package>

| Address | Register | Symbol | Value after RESET |
|---------|-----------------------------|--------|-------------------|
| 03A016 | | | |
| 03A116 | | | |
| 03A216 | | | |
| 03A316 | | | |
| 03A416 | | | |
| 03A516 | | | |
| 03A616 | | | |
| 03A716 | Function Select Register D1 | PSD1 | X0XX XX002 |
| 03A816 | | | |
| 03A916 | | | |
| 03AA16 | | | |
| 03AB16 | | | |
| 03AC16 | Function Select Register C2 | PSC2 | XXXX X00X2 |
| 03AD16 | Function Select Register C3 | PSC3 | X0XX XXXX2 |
| 03AE16 | | | |
| 03AF16 | Function Select Register C | PSC | 00X0 00002 |
| 03B016 | Function Select Register A0 | PS0 | 0016 |
| 03B116 | Function Select Register A1 | PS1 | 0016 |
| 03B216 | Function Select Register B0 | PSL0 | 0016 |
| 03B316 | Function Select Register B1 | PSL1 | 0016 |
| 03B416 | Function Select Register A2 | PS2 | 00X0 00002 |
| 03B516 | Function Select Register A3 | PS3 | 0016 |
| 03B616 | Function Select Register B2 | PSL2 | 00X0 00002 |
| 03B716 | Function Select Register B3 | PSL3 | 0016 |
| 03B816 | | | |
| 03B916 | | | |
| 03BA16 | | | |
| 03BB16 | | | |
| 03BC16 | | | |
| 03BD16 | | | |
| 03BE16 | | | |
| 03BF16 | | | |
| 03C016 | Port P6 Register | P6 | XX16 |
| 03C116 | Port P7 Register | P7 | XX16 |
| 03C216 | Port P6 Direction Register | PD6 | 0016 |
| 03C316 | Port P7 Direction Register | PD7 | 0016 |
| 03C416 | Port P8 Register | P8 | XX16 |
| 03C516 | Port P9 Register | P9 | XX16 |
| 03C616 | Port P8 Direction Register | PD8 | 00X0 00002 |
| 03C716 | Port P9 Direction Register | PD9 | 0016 |
| 03C816 | Port P10 Register | P10 | XX16 |
| 03C916 | | | |
| 03CA16 | Port P10 Direction Register | PD10 | 0016 |
| 03CB16 | Set default value to "FF16" | | |
| 03CC16 | | | |
| 03CD16 | | | |
| 03CE16 | Set default value to "FF16" | | |
| 03CF16 | Set default value to "FF16" | | |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Table 5.2 Recommended Operating Conditions(V_{CC1}= V_{CC2}=3.0V to 5.5V at T_{OPR}= -20 to 85°C unless otherwise specified)

| Symbol | Parameter | Standard | | | Unit |
|-------------------------------------|---|---|---------------------|------|----------------------|
| | | Min. | Typ. | Max. | |
| V _{CC1} , V _{CC2} | Supply Voltage (V _{CC1} ≥ V _{CC2}) | 3.0 | 5.0 | 5.5 | V |
| A _{VCC} | Analog Supply Voltage | | V _{CC1} | | V |
| V _{SS} | Supply Voltage | | 0 | | V |
| A _{VSS} | Analog Supply Voltage | | 0 | | V |
| V _{IH} | Input High ("H") Voltage | P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽⁴⁾ | 0.8V _{CC2} | | V _{CC2} |
| | | P60-P67, P72-P77, P80-P87 ⁽³⁾ , P90-P97, P100-P107, P140-P146, P150-P157 ⁽⁴⁾ , X _{IN} , <u>RESET</u> , CNV _{SS} , BYTE | 0.8V _{CC1} | | V _{CC1} |
| | | P70, P71 | 0.8V _{CC1} | 6.0 | |
| | | P00-P07, P10-P17 (in single-chip mode) | 0.8V _{CC2} | | V _{CC2} |
| | | P00-P07, P10-P17 (in memory expansion mode and microprocessor mode) | 0.5V _{CC2} | | V _{CC2} |
| V _{IL} | Input Low ("L") Voltage | P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽⁴⁾ | 0 | | 0.2V _{CC2} |
| | | P60-P67, P70-P77, P80-P87 ⁽³⁾ , P90-P97, P100-P107, P140-P146, P150-P157 ⁽⁴⁾ , X _{IN} , <u>RESET</u> , CNV _{SS} , BYTE | 0 | | 0.2V _{CC1} |
| | | P00-P07, P10-P17 (in single-chip mode) | 0 | | 0.2V _{CC2} |
| | | P00-P07, P10-P17 (in memory expansion mode and microprocessor mode) | 0 | | 0.16V _{CC2} |
| I _{O(H)} (peak) | Peak Output High ("H") Current ⁽²⁾ | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾ | | | -10.0 mA |
| I _{O(H)} (avg) | Average Output High ("H") Current ⁽¹⁾ | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾ | | | -5.0 mA |
| I _{O(L)} (peak) | Peak Output Low ("L") Current ⁽²⁾ | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾ | | | 10.0 mA |
| I _{O(L)} (avg) | Average Output Low ("L") Current ⁽¹⁾ | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾ | | | 5.0 mA |

NOTES:

1. Typical values when average output current is 100ms.
2. Total I_{O(L)}(peak) for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.
Total I_{O(L)}(peak) for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.
Total I_{O(H)}(peak) for P0, P1, P2, and P11 must be -40mA or less.
Total I_{O(H)}(peak) for P86, P87, P9, P10, P14 and P15 must be -40mA or less.
Total I_{O(H)}(peak) for P3, P4, P5, P12 and P13 must be -40mA or less.
Total I_{O(H)}(peak) for P6, P7, and P80 to P84 must be -40mA or less.
3. V_{IH} and V_{IL} reference for P87 applies when P87 is used as a programmable input port.
It does not apply when P87 is used as X_{CIN}.
4. P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=5V$

Table 5.6 Flash Memory Version Electrical Characteristics ($V_{CC1}=4.5$ to $5.5V$, 3.3 to $3.6V$ at $T_{opr}=0$ to $60^{\circ}C$ unless otherwise specified)

| Symbol | Parameter | Standard | | | Unit |
|----------|--|----------------|------|--------------|---------|
| | | Min. | Typ. | Max. | |
| - | Program and Erase Endurance ⁽²⁾ | 100 | | | cycles |
| - | Word Program Time ($V_{CC1}=5.0V$, $T_{opr}=25^{\circ}C$) | | 25 | 200 | μs |
| - | Lock Bit Program Time | | 25 | 200 | μs |
| - | Block Erase Time ($V_{CC1}=5.0V$, $T_{opr}=25^{\circ}C$) | 4-Kbyte Block | 0.3 | 4 | s |
| | | 8-Kbyte Block | 0.3 | 4 | s |
| | | 32-Kbyte Block | 0.5 | 4 | s |
| | | 64-Kbyte Block | 0.8 | 4 | s |
| - | All-Unlocked-Block Erase Time ⁽¹⁾ | | | $4 \times n$ | s |
| t_{PS} | Wait Time to Stabilize Flash Memory Circuit | | | 15 | μs |
| - | Data Hold Time ($T_{opr}=40$ to $85^{\circ}C$) | 10 | | | years |

NOTES:

1. n denotes the number of block to be erased.

2. Number of program-erase cycles per block.

If Program and Erase Endurance is n cycle ($n=100$), each block can be erased and programmed n cycles.

For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited).

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements****($V_{CC1}=V_{CC2}=4.2$ to $5.5V$, $V_{SS}=0V$ at $T_{OPR}=-20$ to $85^{\circ}C$ unless otherwise specified)****Table 5.9 External Clock Input**

| Symbol | Parameter | Standard | | Unit |
|--------|---------------------------------------|----------|------|------|
| | | Min. | Max. | |
| tc | External Clock Input Cycle Time | 31.25 | | ns |
| tw(H) | External Clock Input High ("H") Width | 13.75 | | ns |
| tw(L) | External Clock Input Low ("L") Width | 13.75 | | ns |
| tr | External Clock Rise Time | | 5 | ns |
| tf | External Clock Fall Time | | 5 | ns |

Table 5.10 Memory Expansion Mode and Microprocessor Mode

| Symbol | Parameter | Standard | | Unit |
|----------------|---|----------|----------|------|
| | | Min. | Max. | |
| tac1(RD-DB) | Data Input Access Time (RD standard) | | (Note 1) | ns |
| tac1(AD-DB) | Data Input Access Time (AD standard, CS standard) | | (Note 1) | ns |
| tac2(RD-DB) | Data Input Access Time (RD standard, when accessing a space with the multiplexrd bus) | | (Note 1) | ns |
| tac2(AD-DB) | Data Input Access Time (AD standard, when accessing a space with the multiplexed bus) | | (Note 1) | ns |
| tsu(DB-BCLK) | Data Input Setup Time | 26 | | ns |
| tsu(RDY-BCLK) | RDY Input Setup Time | 26 | | ns |
| tsu(HOLD-BCLK) | HOLD Input Setup Time | 30 | | ns |
| th(RD-DB) | Data Input Hold Time | 0 | | ns |
| th(BCLK-RDY) | RDY Input Hold Time | 0 | | ns |
| th(BCLK-HOLD) | HOLD Input Hold Time | 0 | | ns |
| td(BCLK-HLDA) | HLDA Output Delay Time | | 25 | ns |

NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles. Insert a wait state or lower the operation frequency, $f(BCLK)$, if the calculated value is negative.

$$tac1(RD - DB) = \frac{10^9 X m}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)+1\text{)}$$

$$tac1(AD - DB) = \frac{10^9 X n}{f(BCLK)} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, n=a+b\text{)}$$

$$tac2(RD - DB) = \frac{10^9 X m}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)-1\text{)}$$

$$tac2(AD - DB) = \frac{10^9 X p}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, p=\{(a+b-1)x2\}+1\text{)}$$

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements****($V_{CC1}=V_{CC2}=3.0$ to $3.6V$, $V_{SS} = 0V$ at $T_{opr} = -20$ to $85^{\circ}C$ unless otherwise specified)****Table 5.34 Timer B Input (Count Source Input in Event Counter Mode)**

| Symbol | Parameter | Standard | | Unit |
|---------|---|----------|------|------|
| | | Min. | Max. | |
| tc(TB) | TBiN Input Cycle Time (counted on one edge) | 100 | | ns |
| tw(TBH) | TBiN Input High ("H") Width (counted on one edge) | 40 | | ns |
| tw(TBL) | TBiN Input Low ("L") Width (counted on one edge) | 40 | | ns |
| tc(TB) | TBiN Input Cycle Time (counted on both edges) | 200 | | ns |
| tw(TBH) | TBiN Input High ("H") Width (counted on both edges) | 80 | | ns |
| tw(TBL) | TBiN Input Low ("L") Width (counted on both edges) | 80 | | ns |

Table 5.35 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|---------|----------------------------|----------|------|------|
| | | Min. | Max. | |
| tc(TB) | TBiN Input Cycle Time | 400 | | ns |
| tw(TBH) | TBiN Input High ("H") Wdth | 200 | | ns |
| tw(TBL) | TBiN Input Low ("L") Width | 200 | | ns |

Table 5.36 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|---------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| tc(TB) | TBiN Input Cycle Time | 400 | | ns |
| tw(TBH) | TBiN Input High ("H") Width | 200 | | ns |
| tw(TBL) | TBiN Input Low ("L") Width | 200 | | ns |

Table 5.37 A/D Trigger Input

| Symbol | Parameter | Standard | | Unit |
|---------|---|----------|------|------|
| | | Min. | Max. | |
| tc(AD) | AD _{TRG} Input Cycle Time (required for trigger) | 1000 | | ns |
| tw(ADL) | AD _{TRG} Input Low ("L") Width | 125 | | ns |

Table 5.38 Serial I/O

| Symbol | Parameter | Standard | | Unit |
|----------|---|----------|------|------|
| | | Min. | Max. | |
| tc(CK) | CLK _i Input Cycle Time | 200 | | ns |
| tw(CKH) | CLK _i Input High ("H") Width | 100 | | ns |
| tw(CKL) | CLK _i Input Low ("L") Width | 100 | | ns |
| td(C-Q) | TxD _i Output Delay Time | | 80 | ns |
| th(C-Q) | TxD _i Hold Time | 0 | | ns |
| tsu(D-C) | RxD _i Input Setup Time | 30 | | ns |
| th(C-Q) | RxD _i Input Hold Time | 90 | | ns |

Table 5.39 External Interrupt INT_i Input

| Symbol | Parameter | Standard | | Unit |
|---------|---|----------|------|------|
| | | Min. | Max. | |
| tw(INH) | INT _i Input High ("H") Width | 250 | | ns |
| tw(INL) | INT _i Input Low ("L") Width | 250 | | ns |


Figure 5.10 $V_{CC1}=V_{CC2}=3.3V$ Timing Diagram (4)

Table 5.43 Recommended Operating Conditions (Continued)(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR} = -40 to 85°C (T version) unless otherwise specified)

| Symbol | Parameter | Standard | | | Unit |
|-----------------------|---|-------------------------------|--------|------|------|
| | | Min. | Typ. | Max. | |
| f(BCLK) | CPU Input Frequency | V _{CC1} =4.2 to 5.5V | 0 | 32 | MHz |
| f(X _{IN}) | Main Clock Input Frequency | V _{CC1} =4.2 to 5.5V | 0 | 32 | MHz |
| f(X _{CIN}) | Sub Clock Frequency | | 32.768 | 50 | kHz |
| f(Ring) | On-chip Oscillator Frequency (V _{CC1} =V _{CC2} =5.0V, T _{OPR} =25°C) | | 0.5 | 1 | MHz |
| f(PLL) | PLL Clock Frequency | V _{CC1} =4.2 to 5.5V | 10 | 32 | MHz |
| t _{SU} (PLL) | Wait Time to Stabilize PLL Frequency Synthesizer | V _{CC1} =5.0V | | 5 | ms |

VCC1=VCC2=5V

Table 5.44 Electrical Characteristics(VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr = -40 to 85°C (T version),
f(BCLK)=32MHz unless otherwise specified)

| Symbol | Parameter | Condition | Standard | | | Unit |
|---------------------|---------------------------|--|-------------------------|-----------------|-----------|---------|
| | | | Min. | Typ. | Max. | |
| VOH | Output High ("H") Voltage | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 | I _{OH} =-5mA | Vcc2-2.0 | | Vcc2 |
| | | P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P140-P146, P150-P157 ⁽¹⁾ | I _{OH} =-5mA | Vcc1-2.0 | | Vcc1 |
| | | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 | I _{OH} =-200μA | Vcc2-0.3 | | Vcc2 |
| | | P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P140-P146, P150-P157 ⁽¹⁾ | I _{OH} =-200μA | Vcc1-0.3 | | Vcc1 |
| | | X _{OUT} | I _{OH} =-1mA | 3.0 | | V |
| | | XCOUT | High Power | No load applied | 2.5 | V |
| | | | Low Power | No load applied | 1.6 | |
| VOL | Output Low ("L") Voltage | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽¹⁾ | I _{OL} =5mA | | | 2.0 |
| | | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽¹⁾ | I _{OL} =200μA | | | 0.45 |
| | | X _{OUT} | I _{OL} =1mA | | | 2.0 |
| | | XCOUT | High Power | No load applied | 0 | V |
| | | | Low Power | No load applied | 0 | |
| | | RESET | | 0.2 | | 1.0 |
| | | | | 0.2 | | 1.8 |
| I _{IH} | Input High ("H") Current | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽¹⁾ , X _{IN} , RESET, CNVss, BYTE | V _i =5V | | | 5.0 μA |
| I _{IL} | Input Low ("L") Current | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽¹⁾ , X _{IN} , RESET, CNVss, BYTE | V _i =0V | | | -5.0 μA |
| R _{PULLUP} | Pull-up Resistance | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽¹⁾ | V _i =0V | Flash Memory | 30 50 167 | kΩ |
| R _{FXIN} | Feedback Resistance | X _{IN} | | | 1.5 | MΩ |
| R _{FXCIN} | Feedback Resistance | X _{CIN} | | | 10 | MΩ |
| V _{RAM} | RAM Standby Voltage | In stop mode | | | 2.0 | V |

NOTES:

- P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=5V$ **Table 5.47 Flash Memory Version Electrical Characteristics**(V_{CC1}=4.5 to 5.5V, 3.3 to 3.6V at Topr= 0 to 60°C unless otherwise specified)

| Symbol | Parameter | Standard | | | Unit |
|-----------------|--|----------------|------|------------|--------|
| | | Min. | Typ. | Max. | |
| - | Program and Erase Endurance ⁽²⁾ | 100 | | | cycles |
| - | Word Program Time (V _{CC1} =5.0V, Topr=25° C) | | 25 | 200 | μs |
| - | Lock Bit Program Time | | 25 | 200 | μs |
| - | Block Erase Time (V _{CC1} =5.0V, Topr=25° C) | 4-Kbyte Block | 0.3 | 4 | s |
| | | 8-Kbyte Block | 0.3 | 4 | s |
| | | 32-Kbyte Block | 0.5 | 4 | s |
| | | 64-Kbyte Block | 0.8 | 4 | s |
| - | All-Unlocked-Block Erase Time ⁽¹⁾ | | | 4 x η | s |
| t _{PS} | Wait Time to Stabilize Flash Memory Circuit | | | 15 | μs |
| - | Data Hold Time (Topr=-40 to 85 ° C) | 10 | | | years |

NOTES:

1. η denotes the number of block to be erased.


2. Number of program-erase cycles per block.

If Program and Erase Endurance is η cycle ($\eta \approx 100$), each block can be erased and programmed η cycles.

For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited).

Table 5.48 Power Supply Timing

| Symbol | Parameter | Measurement Condition | Standard | | | Unit |
|---------|--|-------------------------------|----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| td(P-R) | Wait Time to Stabilize Internal Supply Voltage when Power-on | V _{CC1} =3.0 to 5.5V | | | 2 | ms |

**Figure 5.11 Power Supply Timing Diagram**

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements**(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version) unless otherwise specified)**Table 5.55 Timer B Input (Count Source Input in Event Counter Mode)**

| Symbol | Parameter | Standard | | Unit |
|---------|---|----------|------|------|
| | | Min. | Max. | |
| tc(TB) | TBiN Input Cycle Time (counted on one edge) | 100 | | ns |
| tw(TBH) | TBiN Input High ("H") Width (counted on one edge) | 40 | | ns |
| tw(TBL) | TBiN Input Low ("L") Width (counted on one edge) | 40 | | ns |
| tc(TB) | TBiN Input Cycle Time (counted on both edges) | 200 | | ns |
| tw(TBH) | TBiN Input High ("H") Width (counted on both edges) | 80 | | ns |
| tw(TBL) | TBiN Input Low ("L") Width (counted on both edges) | 80 | | ns |

Table 5.56 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|---------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| tc(TB) | TBiN Input Cycle Time | 400 | | ns |
| tw(TBH) | TBiN Input High ("H") Width | 200 | | ns |
| tw(TBL) | TBiN Input Low ("L") Width | 200 | | ns |

Table 5.57 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|---------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| tc(TB) | TBiN Input Cycle Time | 400 | | ns |
| tw(TBH) | TBiN Input High ("H") Width | 200 | | ns |
| tw(TBL) | TBiN Input Low ("L") Width | 200 | | ns |

Table 5.58 A/D Trigger Input

| Symbol | Parameter | Standard | | Unit |
|---------|---|----------|-----|------|
| | | Min. | Max | |
| tc(AD) | AD _{TRG} Input Cycle Time (required for trigger) | 1000 | | ns |
| tw(ADL) | AD _{TRG} Input Low ("L") Pulse Width | 125 | | ns |

Table 5.59 Serial I/O

| Symbol | Parameter | Standard | | Unit |
|----------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| tc(CK) | CLKi Input Cycle Time | 200 | | ns |
| tw(CKH) | CLKi Input High ("H") Width | 100 | | ns |
| tw(CKL) | CLKi Input Low ("L") Width | 100 | | ns |
| td(C-Q) | TxDi Output Delay Time | | 80 | ns |
| th(C-Q) | TxDi Hold Time | 0 | | ns |
| tsu(D-C) | RxDi Input Setup Time | 30 | | ns |
| th(C-Q) | RxDi Input Hold Time | 90 | | ns |

Table 5.60 External Interrupt INTi Input

| Symbol | Parameter | Standard | | Unit |
|---------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| tw(INH) | INTi Input High ("H") Width | 250 | | ns |
| tw(INL) | INTi Input Low ("L") Width | 250 | | ns |

REVISION HISTORY

M32C/84 Group (M32C/84, M32C/84T) Datasheet

| Rev. | Date | Description | |
|------|---------------|----------------------------|--|
| | | Page | Summary |
| 0.40 | Sep. 30, 2003 | – | New Document |
| 0.50 | Feb. 05, 2004 | 2, 3 5 6 23 | <p>Overview</p> <ul style="list-style-type: none"> • Table 1.1 and Table 1.2 M32C/84 Group Performance Values for Shortest Instruction Execution Time and Power Consumption” modified • Figure 1.2 ROM/RAM Capacity Products added • Table 1.3 M32C/84 Group Products added • Figure 1.3 Product Numbering System 128-Kbytes added to ROM capacity Memory • Figure 3.1 Memory Map Diagram modified; products added <p>SFR</p> <ul style="list-style-type: none"> • “Values after RESET” for the PM1, PM2, D4INT, G0IRF, G1IRF, IDB0 to IDB1, TA0MR to TA4MR, TCSPR, DM0SL to DM3SL registers revised • The IPSA register added to address 017916 • NOTES added to the PM0 and TCSPR register <p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Newly added |
| 0.51 | Feb. 09, 2004 | 50 57 68 68 69 | <p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Table 5.6 Flash Memory Version Electrical Characteristics Note 4 revised • Figure 5.2 Vcc1=Vcc2=5V Timing Diagram (1) Notes 1 and 2 revised • Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (2) Notes 1, 2, and 3 revised • Figure 5.6 Vcc1=Vcc2=3.3V Timing Diagram (1) Notes 1, 2, and 3 revised • Figure 5.7 Vcc1=Vcc2=3.3V Timing Diagram (2) Notes 1 and 2 revised |
| 0.52 | Mar. 12, 2004 | 2, 3 48 50 61 | <p>Overview</p> <ul style="list-style-type: none"> • Table 1.1 and 1.2 M32C/84 Group Performance Values for Power Consumption modified <p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Table 5.3 Electrical Characteristics Maximum values for Power Supply Current modified • Table 5.6 Flash Memory Version Electrical Characteristics Note 1. 100-cycle Products (D3, D5, U3, U5) deleted; Note 4 modified • Table 5.7 Flash Memory Version Program and Erase Voltage and Read Operation Voltage Characteristics (at Topr=0 to 60°C) deleted • Table 5.22 Electrical Characteristics Maximum values for Power Supply Consumption modified and standard values when “Topr=85°C while clock is stopped” deleted |

REVISION HISTORY

M32C/84 Group (M32C/84, M32C/84T) Datasheet

| Rev. | Date | Description | |
|------|------|-------------|---|
| | | Page | Summary |
| | | 57 | • Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (1) $t_{W(ER)}$ expression on Note 3 modified; t_{cyc} expression added |
| | | 58 | • Figure 5.4 Vcc1=Vcc2=5V Timing Diagram (2) $t_{ac2(AD-DB)}$ expression on Note 1 modified; $t_{h(ALE-AD)}$ expressions on Notes 1 and 2 modified; t_{cyc} expression added |
| | | 63 | • Table 5.28 Memory Expansion Mode and Microprocessor Mode $t_{ac1(RD-DB)}$ expression on Note 1 modified; $t_{ac2(RD-DB)}$ expression on Note 1 added |
| | | 68 | • Figure 5.7 Vcc1=Vcc2=3.3V Timing Diagram (1) $t_{W(ER)}$ expression on Note 3 modified; t_{cyc} expression added |
| | | 69 | • Figure 5.8 Vcc1=Vcc2=3.3V Timing Diagram (2) $t_{ac2(RD-DB)}$ expression on Note 1 modified; $t_{h(ALE-AD)}$ expressions on Notes 1 and 2 modified; $t_{h(WR-CS)}$ expression on Note 2 modified; t_{cyc} expression added |
| | | 74 | • Table 5.43 Electrical Characteristics Parameter f(BCLK) and its values added |
| | | 78 | • Table 5.47 Flash Memory Version Electrical Characteristics Mesurement condition changed |