



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	121
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 34x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30845fhgp-u5

1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/84 group (M32C/84, M32C/84T) microcomputer.




Figure 1.1 M32C/84 Group (M32C/84, M32C/84T) Block Diagram

Table 1.4 Pin Characteristics for 144-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin ⁽¹⁾
1		P96			TxD4/SDA4/SRxD4		ANEX1	
2		P95			CLK4		ANEX0	
3		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5		P92		TB2IN	TxD3/SDA3/SRxD3			
6		P91		TB1IN	RxD3/SCL3/STxD3			
7		P90		TB0IN	CLK3			
8		P146						
9		P145						
10		P144						
11		P143				INPC17/OUTC17		
12		P142				INPC16/OUTC16		
13		P141				INPC15/OUTC15		
14		P140				INPC14/OUTC14		
15	BYTE							
16	CNVss							
17	X _{CIN}	P87						
18	X _{COUT}	P86						
19	RESET							
20	X _{OUT}							
21	V _{SS}							
22	X _{IN}							
23	V _{CC1}							
24		P85	NMI					
25		P84	INT2					
26		P83	INT1		CAN0IN			
27		P82	INT0		CAN0OUT			
28		P81	TA4IN/Ū			INPC15/OUTC15		
29		P80	TA4OUT/U			ISRxD0		
30		P77	TA3IN	CAN0IN		INPC14/OUTC14/ISCLK0		
31		P76	TA3OUT	CAN0OUT		INPC13/OUTC13/ISTxD0		
32		P75	TA2IN/W			INPC12/OUTC12/ISRxD1/BE1IN		
33		P74	TA2OUT/W			INPC11/OUTC11/ISCLK1		
34		P73	TA1IN/V	CTS2/RTS2/SS2		INPC10/OUTC10/ISTxD1/BE1OUT		
35		P72	TA1OUT/V	CLK2				
36		P71	TB5IN/TA0IN	RxD2/SCL2/STxD2		INPC17/OUTC17		
37		P70	TA0OUT	TxD2/SDA2/SRxD2		INPC16/OUTC16		
38		P67		TxD1/SDA1/SRxD1				
39	V _{CC1}							
40		P66		RxD1/SCL1/STxD1				
41	V _{SS}							
42		P65		CLK1				
43		P64		CTS1/RTS1/SS1				
44		P63		TxD0/SDA0/SRxD0				
45		P62		RxD0/SCL0/STxD0				
46		P61		CLK0				
47		P60		CTS0/RTS0/SS0				
48		P137						

NOTES:

1. Bus control pins in M32C/84T cannot be used.

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
49		P13 ₆						
50		P13 ₅						
51		P13 ₄						
52		P5 ₇						RDY
53		P5 ₆						ALE
54		P5 ₅						HOLD
55		P5 ₄						HLDA/ALE
56		P13 ₃						
57	Vss							
58		P13 ₂						
59	Vcc ₂							
60		P13 ₁						
61		P13 ₀						
62		P5 ₃						CLKOUT/BCLK/ALE
63		P5 ₂						RD
64		P5 ₁						WRH/BHE
65		P5 ₀						WRL/WR
66		P12 ₇						
67		P12 ₆						
68		P12 ₅						
69		P4 ₇						CS0/A ₂₃
70		P4 ₆						CS1/A ₂₂
71		P4 ₅						CS2/A ₂₁
72		P4 ₄						CS3/A ₂₀
73		P4 ₃						A ₁₉
74	Vcc ₂							
75		P4 ₂						A ₁₈
76	Vss							
77		P4 ₁						A ₁₇
78		P4 ₀						A ₁₆
79		P3 ₇						A ₁₅ (/D ₁₅)
80		P3 ₆						A ₁₄ (/D ₁₄)
81		P3 ₅						A ₁₃ (/D ₁₃)
82		P3 ₄						A ₁₂ (/D ₁₂)
83		P3 ₃						A ₁₁ (/D ₁₁)
84		P3 ₂						A ₁₀ (/D ₁₀)
85		P3 ₁						A ₉ (/D ₉)
86		P12 ₄						
87		P12 ₃						
88		P12 ₂						
89		P12 ₁						
90		P12 ₀						
91	Vcc ₂							
92		P3 ₀						A ₈ (/D ₈)
93	Vss							
94		P2 ₇					AN2 ₇	A ₇ (/D ₇)
95		P2 ₆					AN2 ₆	A ₆ (/D ₆)
96		P2 ₅					AN2 ₅	A ₅ (/D ₅)

NOTES:

1. Bus control pins in M32C/84T cannot be used.

Table 1.6 Pin Description (144-Pin Package only) (Continued)

Classification	Symbol	I/O Type	Supply Voltage	Function
A/D Converter	AN150 to AN157	I	Vcc1	Analog input pins for the A/D converter
I/O Ports	P110 to P114	I/O	Vcc2	I/O ports having equivalent functions to P0
	P120 to P127			
	P130 to P137			
	P140 to P146	I/O	Vcc1	I/O ports having equivalent functions to P0
	P150 to P157			

I : Input O : Output I/O : Input and output

2.1 General Registers

2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R3.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

2.1.3 Static Base Register (SB)

SB is a 24-bit register for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

2.1.5 Program Counter (PC)

PC, 24 bits wide, indicates the address of an instruction to be executed.

2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of an relocatable interrupt vector table.

2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to **2.1.8 Flag Register (FLG)** for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating a CPU state.

2.1.8.1 Carry Flag (C)

The C flag indicates whether carry or borrow has occurred after executing an instruction.

2.1.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

2.1.8.3 Zero Flag (Z)

The Z flag is set to "1" when the value of zero is obtained from an arithmetic operation; otherwise "0".

2.1.8.4 Sign Flag (S)

The S flag is set to "1" when a negative value is obtained from an arithmetic operation; otherwise "0".

2.1.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

2.1.8.6 Overflow Flag (O)

The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".

2.1.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

Interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".

The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.1.8.10 Reserved Space

When writing to a reserved space, set to "0". When reading, its content is indeterminate.

2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows:

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

2.3 DMAC-Associated Registers

Registers associated with DMAC are as follows:

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)

Address	Register	Symbol	Value after RESET
009016	UART0 Transmit /NACK Interrupt Control Register	S0TIC	XXXX X0002
009116	UART1/UART4 Bus Conflict Detect Interrupt Control Register	BCN1IC/BCN4IC	XXXX X0002
009216	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X0002
009316	Key Input Interrupt Control Register	KUPIC	XXXX X0002
009416	Timer B0 Interrupt Control Register	TB0IC	XXXX X0002
009516	Intelligent I/O Interrupt Control Register 1	IIO1IC	XXXX X0002
009616	Timer B2 Interrupt Control Register	TB2IC	XXXX X0002
009716	Intelligent I/O Interrupt Control Register 3	IIO3IC	XXXX X0002
009816	Timer B4 Interrupt Control Register	TB4IC	XXXX X0002
009916			
009A16	INT4 Interrupt Control Register	INT4IC	XX00 X0002
009B16			
009C16	INT2 Interrupt Control Register	INT2IC	XX00 X0002
009D16	Intelligent I/O Interrupt Control Register 9/ CAN Interrupt 0 Control Register	IIO9IC CAN0IC	XXXX X0002
009E16	INT0 Interrupt Control Register	INT0IC	XX00 X0002
009F16	Exit Priority Control Register	RLVL	XXXX 00002
00A016	Interrupt Request Register 0	IIO0IR	0000 000X2
00A116	Interrupt Request Register 1	IIO1IR	0000 000X2
00A216	Interrupt Request Register 2	IIO2IR	0000 000X2
00A316	Interrupt Request Register 3	IIO3IR	0000 000X2
00A416	Interrupt Request Register 4	IIO4IR	0000 000X2
00A516			
00A616			
00A716			
00A816	Interrupt Request Register 8	IIO8IR	0000 000X2
00A916	Interrupt Request Register 9	IIO9IR	0000 000X2
00AA16	Interrupt Request Register 10	IIO10IR	0000 000X2
00AB16	Interrupt Request Register 11	IIO11IR	0000 000X2
00AC16			
00AD16			
00AE16			
00AF16			
00B016	Interrupt Enable Register 0	IIO0IE	0016
00B116	Interrupt Enable Register 1	IIO1IE	0016
00B216	Interrupt Enable Register 2	IIO2IE	0016
00B316	Interrupt Enable Register 3	IIO3IE	0016
00B416	Interrupt Enable Register 4	IIO4IE	0016
00B516			
00B616			
00B716			
00B816	Interrupt Enable Register 8	IIO8IE	0016
00B916	Interrupt Enable Register 9	IIO9IE	0016
00BA16	Interrupt Enable Register 10	IIO10IE	0016
00BB16	Interrupt Enable Register 11	IIO11IE	0016
00BC16			
00BD16			
00BE16			
00BF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00C016			
00C116			
00C216			
00C316			
00C416			
00C516			
00C616			
00C716			
00C816			
00C916			
00CA16			
00CB16			
00CC16			
00CD16			
00CE16			
00CF16			
00D016			
00D116			
00D216			
00D316			
00D416			
00D516			
00D616			
00D716			
00D816			
00D916			
00DA16			
00DB16			
00DC16			
00DD16			
00DE16			
00DF16			
00E016			
00E116			
00E216			
00E316			
00E416			
00E516			
00E616			
00E716			
00E816	SI/O Receive Buffer Register 0	G0RB	XXXX XXXX ₂
00E916			X000 XXXX ₂
00EA16	Transmit Buffer/Receive Data Register 0	G0TB/G0DR	XX16
00EB16			
00EC16	Receive Input Register 0	G0RI	XX16
00ED16	SI/O Communication Mode Register 0	G0MR	0016
00EE16	Transmit Output Register 0	G0TO	XX16
00EF16	SI/O Communication Control Register 0	G0CR	0000 X011 ₂

X: Indeterminate

Blank spaces are reserved. No access is allowed.

5. Electrical Characteristics

5.1 Electrical Characteristics (M32C/84)

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter		Condition	Value	Unit
V _{CC1} , V _{CC2}	Supply Voltage		V _{CC1} =AV _{CC}	-0.3 to 6.0	V
V _{CC2}	Supply Voltage		-	-0.3 to V _{CC1}	V
AV _{CC}	Analog Supply Voltage		V _{CC1} =AV _{CC}	-0.3 to 6.0	V
V _I	Input Voltage	RESET, CNVss, BYTE, P ₆₀ -P ₆₇ , P ₇₂ -P ₇₇ , P ₈₀ -P ₈₇ , P ₉₀ -P ₉₇ , P ₁₀₀ -P ₁₀₇ , P ₁₄₀ -P ₁₄₆ , P ₁₅₀ -P ₁₅₇ ⁽¹⁾ , V _{REF} , X _{IN}		-0.3 to V _{CC1} +0.3	V
		P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ - P ₄₇ , P ₅₀ -P ₅₇ , P ₁₁₀ -P ₁₁₄ , P ₁₂₀ -P ₁₂₇ , P ₁₃₀ - P ₁₃₇ ⁽¹⁾		-0.3 to V _{CC2} +0.3	
		P ₇₀ , P ₇₁		-0.3 to 6.0	
V _O	Output Voltage	P ₆₀ -P ₆₇ , P ₇₂ -P ₇₇ , P ₈₀ -P ₈₄ , P ₈₆ , P ₈₇ , P ₉₀ - P ₉₇ , P ₁₀₀ -P ₁₀₇ , P ₁₄₀ -P ₁₄₆ , P ₁₅₀ -P ₁₅₇ ⁽¹⁾ , X _{OUT}		-0.3 to V _{CC1} +0.3	V
		P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ - P ₄₇ , P ₅₀ -P ₅₇ , P ₁₁₀ -P ₁₁₄ , P ₁₂₀ -P ₁₂₇ , P ₁₃₀ - P ₁₃₇ ⁽¹⁾		-0.3 to V _{CC2} +0.3	
		P ₇₀ , P ₇₁		-0.3 to 6.0	
P _D	Power Dissipation		To _{pr} =25°C	500	mW
To _{pr}	Operating Ambient Temperature	during CPU operation		-20 to 85/ -40 to 85 ⁽²⁾	°C
		during flash memory program and erase operation		0 to 60	
T _{STG}	Storage Temperature			-65 to 150	°C

NOTES:

1. P₁₁ to P₁₅ are provided in the 144-pin package only.


2. Contact Renesas Technology Sales Co., Ltd, if temperature range of -40 to 85°C is required.

$V_{CC1}=V_{CC2}=5V$ **Table 5.3 Electrical Characteristics (Continued)**(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -20 to 85°C, f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power Supply Current	In single-chip mode, output pins are left open and other pins are connected to V _{SS} .	f(BCLK)=32 MHz, Square wave, No division		28	45	mA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on ROM	Flash Memory	430		μA
				Masked ROM	25		μA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on RAM ⁽¹⁾		25		μA
			f(BCLK)=32 kHz, In wait mode, T _{OPR} =25°C		10		μA
			While clock stops, T _{OPR} =25°C		0.8	5	μA
			While clock stops, T _{OPR} =85°C			50	μA

NOTES:

1. Value is obtained when setting the FMSTP bit in the FMRO register to "1" (flash memory stopped).

$V_{CC1}=V_{CC2}=5V$ 

NOTES:


1. P11 to P15 are provided in the 144-pin package only.

Figure 5.2 P0 to P15 Measurement Circuit

Memory Expansion Mode and Microprocessor Mode
(when accessing an external memory space with the multiplexed bus)

V_{CC1}=V_{CC2}=5V

[Read Timing] (2φ + 2φ Bus Cycle)



NOTES:

1. Varies with operation frequency:

$$td(AD-ALE) = (tcyc/2 \times n-20) \text{ ns.min} \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$


$$th(ALE-AD) = (tcyc/2 \times n-10) \text{ ns.min} \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(RD-AD) = (tcyc/2-10) \text{ ns.min}, th(RD-CS) = (tcyc/2-10) \text{ ns.min}$$

$$tac2(RD-DB) = (tcyc/2 \times m-35) \text{ ns.max} \quad (\text{if external bus cycle is } a\phi + b\phi, m=(b \times 2)-1)$$

$$tac2(AD-DB) = (tcyc/2 \times p-35) \text{ ns.max} \quad (\text{if external bus cycle is } a\phi + b\phi, p=((a+b-1) \times 2)+1)$$

[Write Timing] (2φ + 2φ Bus Cycle)



NOTES:

2. Varies with operation frequency:

$$td(AD-ALE) = (tcyc/2 \times n - 20) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(ALE-AD) = (tcyc/2 \times n - 10) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(WR-AD) = (tcyc/2-10) \text{ ns.min}$$

$$th(WR-CS) = (tcyc/2-10) \text{ ns.min}, th(WR-DB) = (tcyc/2-10) \text{ ns.min}$$

$$td(DB-WR) = (tcyc/2 \times m-25) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, m=(b \times 2)-1)$$

Measurement Conditions:


- V_{CC1}=V_{CC2}=4.2 to 5.5V


- Input high and low voltage:
V_{IH}=2.5V, V_{IL}=0.8V

- Output high and low voltage:
V_{OH}=2.0V, V_{OL}=0.8V

$$tcyc = \frac{10^9}{f(BCLK)}$$

Figure 5.4 V_{CC1}=V_{CC2}=5V Timing Diagram (2)

Figure 5.7 $V_{CC1}=V_{CC2}=3.3V$ Timing Diagram (1)

**Figure 5.8 Vcc1=Vcc2=3.3V Timing Diagram (2)**

5.2 Electrical Characteristics (M32C/84T)

Table 5.42 Absolute Maximum Ratings

Symbol	Parameter		Condition	Value	Unit
Vcc1, Vcc2	Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.0	V
AVcc	Analog Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.0	V
Vi	Input Voltage	RESET, CNVss, BYTE, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P140-P146, P150-P157 ⁽¹⁾ , V _{REF} , X _{IN}		-0.3 to Vcc1+0.3	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽¹⁾		-0.3 to Vcc2+0.3	
		P70, P71		-0.3 to 6.0	
Vo	Output Voltage	P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P140-P146, P150-P157 ⁽¹⁾ , X _{OUT}		-0.3 to Vcc1+0.3	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽¹⁾		-0.3 to Vcc2+0.3	
		P70, P71		-0.3 to 6.0	
Pd	Power Dissipation		Topr=25°C	500	mW
Topr	Operating Ambient Temperature	during CPU operation	T version	-40 to 85	°C
		during flash memory program and erase operation		0 to 60	
Tstg	Storage Temperature			-65 to 150	°C

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

Table 5.43 Recommended Operating Conditions(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR} = -40 to 85°C (T version) unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
V _{CC1} , V _{CC2}	Supply Voltage (V _{CC1} ≥ V _{CC2})	4.2	5.0	5.5	V
A _{VCC}	Analog Supply Voltage		V _{CC1}		V
V _{SS}	Supply Voltage		0		V
A _{VSS}	Analog Supply Voltage		0		V
V _{IH}	Input High ("H") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽⁴⁾	0.8V _{CC2}		V _{CC2}
		P60-P67, P72-P77, P80-P87 ⁽³⁾ , P90-P97, P100-P107, P140-P146, P150-P157 ⁽⁴⁾ , X _{IN} , RESET̄, CNV _{SS} , BYTE	0.8V _{CC1}		V _{CC1}
		P70, P71	0.8V _{CC1}	6.0	
		P00-P07, P10-P17	0.8V _{CC2}		V _{CC2}
V _{IL}	Input Low ("L") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽⁴⁾	0		0.2V _{CC2}
		P60-P67, P72-P77, P80-P87 ⁽³⁾ , P90-P97, P100-P107, P140-P146, P150-P157 ⁽⁴⁾ , X _{IN} , RESET̄, CNV _{SS} , BYTE	0		0.2V _{CC1}
		P00-P07, P10-P17	0		0.2V _{CC2}
I _{OH(peak)}	Peak Output High ("H") Current ⁽²⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾		-10.0	mA
I _{OH(avg)}	Average Output High ("H") Current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾		-5.0	mA
I _{OL(peak)}	Peak Output Low ("L") Current ⁽²⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾		10.0	mA
I _{OL(avg)}	Average Output Low ("L") Current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾		5.0	mA

NOTES:

1. Typical values when average output current is 100ms.
2. Total I_{OL(peak)} for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.
Total I_{OL(peak)} for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.
Total I_{OH(peak)} for P0, P1, P2, and P11 must be -40mA or less.
Total I_{OH(peak)} for P86, P87, P9, P10, P14 and P15 must be -40mA or less.
Total I_{OH(peak)} for P3, P4, P5, P12 and P13 must be -40mA or less.
Total I_{OH(peak)} for P6, P7, and P80 to P84 must be -40mA or less.
3. V_{IH} and V_{IL} reference for P87 applies when P87 is used as a programmable input port.
It does not apply when P87 is used as X_{CIN}.
4. P11 to P15 are provided in the 144-pin package only.

Table 5.43 Recommended Operating Conditions (Continued)(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR} = -40 to 85°C (T version) unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
f(BCLK)	CPU Input Frequency	V _{CC1} =4.2 to 5.5V	0	32	MHz
f(X _{IN})	Main Clock Input Frequency	V _{CC1} =4.2 to 5.5V	0	32	MHz
f(X _{CIN})	Sub Clock Frequency		32.768	50	kHz
f(Ring)	On-chip Oscillator Frequency (V _{CC1} =V _{CC2} =5.0V, T _{OPR} =25°C)		0.5	1	MHz
f(PLL)	PLL Clock Frequency	V _{CC1} =4.2 to 5.5V	10	32	MHz
t _{SU} (PLL)	Wait Time to Stabilize PLL Frequency Synthesizer	V _{CC1} =5.0V		5	ms

VCC1=VCC2=5V

Table 5.44 Electrical Characteristics (Continued)

($V_{CC1}=V_{CC2}=4.2$ to $5.5V$, $V_{SS}=0V$ at $T_{OPR} = -40$ to $85^{\circ}C$ (T version),
 $f(BCLK)=32MHz$ unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
I _{CC}	Power Supply Current	In single-chip mode, output pins are left open and other pins are connected to V _{SS} .	f(BCLK)=32 MHz, Square wave, No division	28	50	mA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on ROM	430		μA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on RAM ⁽¹⁾	25		μA
			f(BCLK)=32 kHz, In wait mode, T _{OPR} =25° C	10		μA
			While clock stops, T _{OPR} =25° C	0.8	5	μA
			While clock stops, T _{OPR} =85° C		50	μA

NOTES:

- Value is obtained when setting the FMSTP bit in the FMR0 register to "1" (flash memory stopped).

V_{CC1}=V_{CC2}=5V**Table 5.45 A/D Conversion Characteristics (V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version), f(BCLK)=32MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V _{REF} =V _{CC1}			10	Bits
INL	Integral Nonlinearity Error	V _{REF} =V _{CC1} =V _{CC2} =5V	AN ₀ to AN ₇ , AN ₀₀ to AN ₀₇ , AN ₂₀ to AN ₂₇ , AN ₁₅₀ to AN ₁₅₇ , ANEX ₀ , ANEX ₁		±3	LSB
			External op-amp connection mode		±7	LSB
DNL	Differential Nonlinearity Error				±1	LSB
-	Offset Error				±3	LSB
-	Gain Error				±3	LSB
R _{LADDER}	Resistor Ladder	V _{REF} =V _{CC1}	8		40	kΩ
t _{CONV}	10-bit Conversion Time ^(1, 2)		2.06			μs
t _{CONV}	8-bit Conversion Time ^(1, 2)		1.75			μs
t _{SAMP}	Sampling Time ⁽¹⁾		0.188			μs
V _{REF}	Reference Voltage		2		V _{CC1}	V
V _{IA}	Analog Input Voltage		0		V _{REF}	V

NOTES:

1. Divide f(X_{IN}), if exceeding 16 MHz, to keep φAD frequency at 16 MHz or less.
2. With using the sample and hold function.

Table 5.46 D/A Conversion Characteristics (V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version), f(BCLK)=32MHz unless otherwise specified)





Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t _{SU}	Setup Time				3	μs
R _O	Output Resistance		4	10	20	kΩ
I _{VREF}	Reference Power Supply Input Current	(Note 1)			1.5	mA

NOTES:

1. Measurement when using one D/A converter. The DAI register (i=0, 1) of the D/A converter, not being used, is set to "0010". The resistor ladder in the A/D converter is excluded.
- I_{VREF} flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V_{REF} connection).

PLQP0100KB-A (100P6Q-A)

JEITA Package Code	RENESAS Code	Previous Code	Mass[Typ.]
P-LQFP100-14x14-0.50	PLQP0100KB-A	100P6Q-A	0.6g

**Plastic 100pin 14×14mm body LQFP**

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A ₁	0	0.1	0.2
A ₂	—	1.4	—
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
[e]	—	0.5	—
HD	15.8	16.0	16.2
HE	15.8	16.0	16.2
L	0.3	0.5	0.7
L ₁	—	1.0	—
L _p	0.45	0.6	0.75
[A ₃]	—	0.25	—
x	—	—	0.08
y	—	—	0.1
θ	0°	—	10°
b ₂	—	0.225	—
l ₂	0.9	—	—
MD	—	14.4	—
ME	—	14.4	—