



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                             |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                    |
| Core Processor             | M32C/80                                                                                                                                                                     |
| Core Size                  | 16/32-Bit                                                                                                                                                                   |
| Speed                      | 32MHz                                                                                                                                                                       |
| Connectivity               | CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART                                                                                                                            |
| Peripherals                | DMA, PWM, WDT                                                                                                                                                               |
| Number of I/O              | 121                                                                                                                                                                         |
| Program Memory Size        | 320KB (320K x 8)                                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                                           |
| RAM Size                   | 24K x 8                                                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 34x10b; D/A 2x8b                                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                           |
| Mounting Type              | Surface Mount                                                                                                                                                               |
| Package / Case             | 144-LQFP                                                                                                                                                                    |
| Supplier Device Package    | 144-LFQFP (20x20)                                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30845fwgp-u3">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30845fwgp-u3</a> |

## 1.2 Performance Overview

Tables 1.1 and 1.2 list performance overview of the M32C/84 group (M32C/84, M32C/84T).

**Table 1.1 M32C/84 Group (M32C/84, M32C/84T) Performance (144-Pin Package)**

| Characteristic                |                                     | Performance                                                                                                                                                                                                                                             |                                                                                                   |
|-------------------------------|-------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------|
|                               |                                     | M32C/84                                                                                                                                                                                                                                                 | M32C/84T                                                                                          |
| CPU                           | Basic Instructions                  | 108 instructions                                                                                                                                                                                                                                        |                                                                                                   |
|                               | Shortest Instruction Execution Time | 31.3 ns<br>(f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)<br>41.7 ns<br>(f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)                                                                                                                                                    | 31.3 ns<br>(f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)                                                  |
|                               | Operation Mode                      | Single-chip mode, Memory expansion mode and Microprocessor mode                                                                                                                                                                                         | Single-chip mode                                                                                  |
|                               | Address Space                       | 16 Mbytes                                                                                                                                                                                                                                               |                                                                                                   |
|                               | Memory Capacity                     | See Table 1.3                                                                                                                                                                                                                                           |                                                                                                   |
| Peripheral Function           | I/O Port                            | 123 I/O pins and 1 input pin                                                                                                                                                                                                                            |                                                                                                   |
|                               | Multifunction Timer                 | Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels<br>Three-phase motor control circuit                                                                                                                                                       |                                                                                                   |
|                               | Intelligent I/O                     | Time measurement function or Waveform generating function:<br>16 bits x 8 channels<br>Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)                                                        |                                                                                                   |
|                               | Serial I/O                          | 5 Channels<br>Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>                                                                                                                   |                                                                                                   |
|                               | CAN Module                          | 1 channel Supporting CAN 2.0B specification                                                                                                                                                                                                             |                                                                                                   |
|                               | A/D Converter                       | 10-bit A/D converter: 1 circuit, 34 channels                                                                                                                                                                                                            |                                                                                                   |
|                               | D/A Converter                       | 8 bits x 2 channels                                                                                                                                                                                                                                     |                                                                                                   |
|                               | DMAC                                | 4 channels                                                                                                                                                                                                                                              |                                                                                                   |
|                               | DMAC II                             | Can be activated by all peripheral function interrupt sources<br>Immediate transfer, Calculation transfer and Chain transfer functions                                                                                                                  |                                                                                                   |
|                               | CRC Calculation Circuit             | CRC-CCITT                                                                                                                                                                                                                                               |                                                                                                   |
|                               | X/Y Converter                       | 16 bits x 16 bits                                                                                                                                                                                                                                       |                                                                                                   |
|                               | Watchdog Timer                      | 15 bits x 1 channel (with prescaler)                                                                                                                                                                                                                    |                                                                                                   |
|                               | Interrupt                           | 38 internal and 8 external sources, 5 software sources<br>Interrupt priority level: 7                                                                                                                                                                   |                                                                                                   |
|                               | Clock Generation Circuit            | 4 circuits<br>Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer<br>(*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally |                                                                                                   |
|                               | Oscillation Stop Detect Function    | Main clock oscillation stop detect function                                                                                                                                                                                                             |                                                                                                   |
|                               | Voltage Detection Circuit           | Available (optional)                                                                                                                                                                                                                                    | Not available <sup>(4)</sup>                                                                      |
| Electrical Characteristics    | Supply Voltage                      | Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1<br>(f(BCLK)=32 MHz)<br>Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1<br>(f(BCLK)=24 MHz)                                                                                                                              | Vcc1=Vcc2=4.2 V to 5.5 V,<br>(f(BCLK)=32 MHz) <sup>(3)</sup>                                      |
|                               | Power Consumption                   | 28 mA (Vcc1=Vcc2=5 V,<br>f(BCLK)=32 MHz)<br>22 mA (Vcc1=Vcc2=3.3 V,<br>f(BCLK)=24 MHz)<br>10μA (Vcc1=Vcc2=5 V,<br>f(BCLK)=32 kHz, in wait mode)                                                                                                         | 28 mA (Vcc1=Vcc2=5 V,<br>f(BCLK)=32 MHz)<br>10μA (Vcc1=Vcc2=5 V,<br>f(BCLK)=32 kHz, in wait mode) |
| Flash Memory                  | Program/Erase Supply Voltage        | 3.3 V ± 0.3 V or 5.0 V ± 0.5 V                                                                                                                                                                                                                          |                                                                                                   |
|                               | Program and Erase Endurance         | 100 times (all space)                                                                                                                                                                                                                                   |                                                                                                   |
| Operating Ambient Temperature |                                     | –20 to 85°C<br>–40 to 85°C (optional)                                                                                                                                                                                                                   | –40 to 85°C (T version)                                                                           |
| Package                       |                                     | 144-pin plastic molded LOFP                                                                                                                                                                                                                             |                                                                                                   |

**NOTES:**

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/84T (High-reliability version) must be Vcc1=Vcc2.
4. The cold start-up/warm start-up determine function is available only at the user's option.

All options are on a request basis.

### 1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/84 group (M32C/84, M32C/84T) microcomputer.




Figure 1.1 M32C/84 Group (M32C/84, M32C/84T) Block Diagram

**Table 1.4 Pin Characteristics for 144-Pin Package (Continued)**

| Pin No. | Control Pin      | Port             | Interrupt Pin | Timer Pin | UART/CAN Pin | Intelligent I/O Pin | Analog Pin       | Bus Control Pin                     |
|---------|------------------|------------------|---------------|-----------|--------------|---------------------|------------------|-------------------------------------|
| 49      |                  | P13 <sub>6</sub> |               |           |              |                     |                  |                                     |
| 50      |                  | P13 <sub>5</sub> |               |           |              |                     |                  |                                     |
| 51      |                  | P13 <sub>4</sub> |               |           |              |                     |                  |                                     |
| 52      |                  | P5 <sub>7</sub>  |               |           |              |                     |                  | $\overline{\text{RDY}}$             |
| 53      |                  | P5 <sub>6</sub>  |               |           |              |                     |                  | $\overline{\text{ALE}}$             |
| 54      |                  | P5 <sub>5</sub>  |               |           |              |                     |                  | $\overline{\text{HOLD}}$            |
| 55      |                  | P5 <sub>4</sub>  |               |           |              |                     |                  | $\overline{\text{HLDA/ALE}}$        |
| 56      |                  | P13 <sub>3</sub> |               |           |              |                     |                  |                                     |
| 57      | V <sub>SS</sub>  |                  |               |           |              |                     |                  |                                     |
| 58      |                  | P13 <sub>2</sub> |               |           |              |                     |                  |                                     |
| 59      | V <sub>CC2</sub> |                  |               |           |              |                     |                  |                                     |
| 60      |                  | P13 <sub>1</sub> |               |           |              |                     |                  |                                     |
| 61      |                  | P13 <sub>0</sub> |               |           |              |                     |                  |                                     |
| 62      |                  | P5 <sub>3</sub>  |               |           |              |                     |                  | $\overline{\text{CLKOUT/BCLK/ALE}}$ |
| 63      |                  | P5 <sub>2</sub>  |               |           |              |                     |                  | $\overline{\text{RD}}$              |
| 64      |                  | P5 <sub>1</sub>  |               |           |              |                     |                  | $\overline{\text{WRH/BHE}}$         |
| 65      |                  | P5 <sub>0</sub>  |               |           |              |                     |                  | $\overline{\text{WRL/WR}}$          |
| 66      |                  | P12 <sub>7</sub> |               |           |              |                     |                  |                                     |
| 67      |                  | P12 <sub>6</sub> |               |           |              |                     |                  |                                     |
| 68      |                  | P12 <sub>5</sub> |               |           |              |                     |                  |                                     |
| 69      |                  | P4 <sub>7</sub>  |               |           |              |                     |                  | $\overline{\text{CS0/A23}}$         |
| 70      |                  | P4 <sub>6</sub>  |               |           |              |                     |                  | $\overline{\text{CS1/A22}}$         |
| 71      |                  | P4 <sub>5</sub>  |               |           |              |                     |                  | $\overline{\text{CS2/A21}}$         |
| 72      |                  | P4 <sub>4</sub>  |               |           |              |                     |                  | $\overline{\text{CS3/A20}}$         |
| 73      |                  | P4 <sub>3</sub>  |               |           |              |                     |                  | A <sub>19</sub>                     |
| 74      | V <sub>CC2</sub> |                  |               |           |              |                     |                  |                                     |
| 75      |                  | P4 <sub>2</sub>  |               |           |              |                     |                  | A <sub>18</sub>                     |
| 76      | V <sub>SS</sub>  |                  |               |           |              |                     |                  |                                     |
| 77      |                  | P4 <sub>1</sub>  |               |           |              |                     |                  | A <sub>17</sub>                     |
| 78      |                  | P4 <sub>0</sub>  |               |           |              |                     |                  | A <sub>16</sub>                     |
| 79      |                  | P3 <sub>7</sub>  |               |           |              |                     |                  | A <sub>15</sub> (/D <sub>15</sub> ) |
| 80      |                  | P3 <sub>6</sub>  |               |           |              |                     |                  | A <sub>14</sub> (/D <sub>14</sub> ) |
| 81      |                  | P3 <sub>5</sub>  |               |           |              |                     |                  | A <sub>13</sub> (/D <sub>13</sub> ) |
| 82      |                  | P3 <sub>4</sub>  |               |           |              |                     |                  | A <sub>12</sub> (/D <sub>12</sub> ) |
| 83      |                  | P3 <sub>3</sub>  |               |           |              |                     |                  | A <sub>11</sub> (/D <sub>11</sub> ) |
| 84      |                  | P3 <sub>2</sub>  |               |           |              |                     |                  | A <sub>10</sub> (/D <sub>10</sub> ) |
| 85      |                  | P3 <sub>1</sub>  |               |           |              |                     |                  | A <sub>9</sub> (/D <sub>9</sub> )   |
| 86      |                  | P12 <sub>4</sub> |               |           |              |                     |                  |                                     |
| 87      |                  | P12 <sub>3</sub> |               |           |              |                     |                  |                                     |
| 88      |                  | P12 <sub>2</sub> |               |           |              |                     |                  |                                     |
| 89      |                  | P12 <sub>1</sub> |               |           |              |                     |                  |                                     |
| 90      |                  | P12 <sub>0</sub> |               |           |              |                     |                  |                                     |
| 91      | V <sub>CC2</sub> |                  |               |           |              |                     |                  |                                     |
| 92      |                  | P3 <sub>0</sub>  |               |           |              |                     |                  | A <sub>8</sub> (/D <sub>8</sub> )   |
| 93      | V <sub>SS</sub>  |                  |               |           |              |                     |                  |                                     |
| 94      |                  | P2 <sub>7</sub>  |               |           |              |                     | AN2 <sub>7</sub> | A <sub>7</sub> (/D <sub>7</sub> )   |
| 95      |                  | P2 <sub>6</sub>  |               |           |              |                     | AN2 <sub>6</sub> | A <sub>6</sub> (/D <sub>6</sub> )   |
| 96      |                  | P2 <sub>5</sub>  |               |           |              |                     | AN2 <sub>5</sub> | A <sub>5</sub> (/D <sub>5</sub> )   |

## NOTES:

1. Bus control pins in M32C/84T cannot be used.

## 1.6 Pin Description

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages)**

| Classification                                         | Symbol                                                | I/O Type | Supply Voltage | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|--------------------------------------------------------|-------------------------------------------------------|----------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power Supply                                           | VCC1, VCC2<br>VSS                                     | I        | –              | Apply 3.0 to 5.5V to both VCC1 and VCC2 pins. Apply 0V to the VSS pin. $V_{CC1} \geq V_{CC2}$ <sup>(1, 2)</sup>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Analog Power Supply                                    | AVCC<br>AVSS                                          | I        | VCC1           | Supplies power to the A/D converter. Connect the AVCC pin to VCC1 and the AVSS pin to VSS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Reset Input                                            | RESET                                                 | I        | VCC1           | The microcomputer is in a reset state when "L" is applied to the RESET pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| CNVSS                                                  | CNVSS                                                 | I        | VCC1           | Switches processor mode. Connect the CNVSS pin to VSS to start up in single-chip mode or to VCC1 to start up in microprocessor mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| Input to Switch External Data Bus Width <sup>(3)</sup> | BYTE                                                  | I        | VCC1           | Switches data bus width in external memory space 3. The data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H". Set to either. Connect the BYTE pin to VSS to use the microcomputer in single-chip mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Bus Control Pins <sup>(3)</sup>                        | D0 to D7                                              | I/O      | VCC2           | Inputs and outputs data (D0 to D7) while accessing an external memory space with separate bus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                                                        | D8 to D15                                             | I/O      | VCC2           | Inputs and outputs data (D8 to D15) while accessing an external memory space with 16-bit separate bus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                                                        | A0 to A22                                             | O        | VCC2           | Outputs address bits A0 to A22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|                                                        | A <sub>23</sub>                                       | O        | VCC2           | Outputs inversed address bit A23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|                                                        | A0/D0 to A7/D7                                        | I/O      | VCC2           | Inputs and outputs data (D0 to D7) and outputs 8 low-order address bits (A0 to A7) by time-sharing while accessing an external memory space with multiplexed bus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|                                                        | A8/D8 to A15/D15                                      | I/O      | VCC2           | Inputs and outputs data (D8 to D15) and outputs 8 middle-order address bits (A8 to A15) by time-sharing while accessing an external memory space with 16-bit multiplexed bus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                                        | CS0 to CS3                                            | O        | VCC2           | Outputs CS0 to CS3 that are chip-select signals specifying an external space                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                                                        | WRL / $\overline{WR}$<br>WRH / $\overline{BHE}$<br>RD | O        | VCC2           | Outputs WRL, WRH, ( $\overline{WR}$ , $\overline{BHE}$ ) and RD signals. $\overline{WRL}$ and $\overline{WRH}$ can be switched with $\overline{WR}$ and $\overline{BHE}$ by program<br>■ $\overline{WRL}$ , $\overline{WRH}$ and RD selected:<br>If external data bus is 16 bits wide, data is written to an even address in external memory space when $\overline{WRL}$ is held "L".<br>Data is written to an odd address when $\overline{WRH}$ is held "L".<br>Data is read when RD is held "L".<br>■ $\overline{WR}$ , $\overline{BHE}$ and RD selected:<br>Data is written to external memory space when $\overline{WR}$ is held "L".<br>Data in an external memory space is read when RD is held "L".<br>An odd address is accessed when $\overline{BHE}$ is held "L".<br>Select $\overline{WR}$ , $\overline{BHE}$ and RD for external 8-bit data bus. |
|                                                        | ALE                                                   | O        | VCC2           | ALE is a signal latching the address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|                                                        | HOLD                                                  | I        | VCC2           | The microcomputer is placed in a hold state while the HOLD pin is held "L"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|                                                        | HLDA                                                  | O        | VCC2           | Outputs an "L" signal while the microcomputer is placed in a hold state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|                                                        | RDY                                                   | I        | VCC2           | Bus is placed in a wait state while the RDY pin is held "L"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |

I : Input    O : Output    I/O : Input and output

**NOTES:**

1. VCC1 is hereinafter referred to as VCC unless otherwise noted.
2. Apply 4.2 to 5.5V to the VCC1 and VCC2 pins when using M32C/84T.  $V_{CC1}=V_{CC2}$ .
3. Bus control pins in M32C/84T cannot be used.

### 3. Memory

Figure 3.1 shows a memory map of the M32C/84 group (M32C/84, M32C/84T).

The M32C/84 group (M32C/84, M32C/84T) provides 16-Mbyte address space from addresses 000000<sub>16</sub> to FFFFFFF<sub>16</sub>.

The internal ROM is allocated lower addresses beginning with address FFFFFFF<sub>16</sub>. For example, a 64-Kbyte internal ROM is allocated in addresses FF0000<sub>16</sub> to FFFFFFF<sub>16</sub>.

The fixed interrupt vectors are allocated addresses FFFFDC<sub>16</sub> to FFFFFFF<sub>16</sub>. It stores the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 000400<sub>16</sub>. For example, a 10-Kbyte internal RAM is allocated addresses 000400<sub>16</sub> to 002BFF<sub>16</sub>. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, and timers, is allocated addresses 000000<sub>16</sub> to 0003FF<sub>16</sub>. All blank spaces within SFR are reserved and cannot be accessed by users.

The special page vectors are allocated addresses FFFE00<sub>16</sub> to FFFFDB<sub>16</sub>. It is used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication **M32C/80 Series Software Manual** for details. In memory expansion mode and microprocessor mode, some spaces are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

| Address                                                        | Register                                              | Symbol | Value after RESET                                                                            |
|----------------------------------------------------------------|-------------------------------------------------------|--------|----------------------------------------------------------------------------------------------|
| 0030 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0031 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0032 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0033 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0034 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0035 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0036 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0037 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0038 <sub>16</sub><br>0039 <sub>16</sub><br>003A <sub>16</sub> | Address Match Interrupt Register 6                    | RMAD6  | 000000 <sub>16</sub>                                                                         |
| 003B <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 003C <sub>16</sub><br>003D <sub>16</sub><br>003E <sub>16</sub> | Address Match Interrupt Register 7                    | RMAD7  | 000000 <sub>16</sub>                                                                         |
| 003F <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0040 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0041 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0042 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0043 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0044 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0045 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0046 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0047 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0048 <sub>16</sub>                                             | External Space Wait Control Register 0 <sup>(1)</sup> | EWCR0  | X0X0 0011 <sub>2</sub>                                                                       |
| 0049 <sub>16</sub>                                             | External Space Wait Control Register 1 <sup>(1)</sup> | EWCR1  | X0X0 0011 <sub>2</sub>                                                                       |
| 004A <sub>16</sub>                                             | External Space Wait Control Register 2 <sup>(1)</sup> | EWCR2  | X0X0 0011 <sub>2</sub>                                                                       |
| 004B <sub>16</sub>                                             | External Space Wait Control Register 3 <sup>(1)</sup> | EWCR3  | X0X0 0011 <sub>2</sub>                                                                       |
| 004C <sub>16</sub>                                             | Page Mode Wait Control Register 0 <sup>(2)</sup>      | PWCR0  | 0001 0001 <sub>2</sub>                                                                       |
| 004D <sub>16</sub>                                             | Page Mode Wait Control Register 1 <sup>(2)</sup>      | PWCR1  | 0001 0001 <sub>2</sub>                                                                       |
| 004E <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 004F <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0050 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0051 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0052 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0053 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0054 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0055 <sub>16</sub>                                             | Flash Memory Control Register 1                       | FMR1   | 0000 0101 <sub>2</sub>                                                                       |
| 0056 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0057 <sub>16</sub>                                             | Flash Memory Control Register 0                       | FMR0   | 0000 0001 <sub>2</sub> (Flash memory version)<br>XXXX XXX0 <sub>2</sub> (Masked ROM version) |
| 0058 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 0059 <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 005A <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 005B <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 005C <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 005D <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 005E <sub>16</sub>                                             |                                                       |        |                                                                                              |
| 005F <sub>16</sub>                                             |                                                       |        |                                                                                              |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. These registers in M32C/84T cannot be used.
2. These registers can be used only in the ROMless version.

| Address            | Register                                               | Symbol      | Value after RESET      |
|--------------------|--------------------------------------------------------|-------------|------------------------|
| 00F0 <sub>16</sub> | Data Compare Register 00                               | G0CMP0      | XX <sub>16</sub>       |
| 00F1 <sub>16</sub> | Data Compare Register 01                               | G0CMP1      | XX <sub>16</sub>       |
| 00F2 <sub>16</sub> | Data Compare Register 02                               | G0CMP2      | XX <sub>16</sub>       |
| 00F3 <sub>16</sub> | Data Compare Register 03                               | G0CMP3      | XX <sub>16</sub>       |
| 00F4 <sub>16</sub> | Data Mask Register 00                                  | G0MSK0      | XX <sub>16</sub>       |
| 00F5 <sub>16</sub> | Data Mask Register 01                                  | G0MSK1      | XX <sub>16</sub>       |
| 00F6 <sub>16</sub> | Communication Clock Select Register                    | CCS         | XXXX 0000 <sub>2</sub> |
| 00F7 <sub>16</sub> |                                                        |             |                        |
| 00F8 <sub>16</sub> | Receive CRC Code Register 0                            | G0RCRC      | XX <sub>16</sub>       |
| 00F9 <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 00FA <sub>16</sub> | Transmit CRC Code Register 0                           | G0TCRC      | 00 <sub>16</sub>       |
| 00FB <sub>16</sub> |                                                        |             | 00 <sub>16</sub>       |
| 00FC <sub>16</sub> | SI/O Extended Mode Register 0                          | G0EMR       | 00 <sub>16</sub>       |
| 00FD <sub>16</sub> | SI/O Extended Receive Control Register 0               | G0ERC       | 00 <sub>16</sub>       |
| 00FE <sub>16</sub> | SI/O Special Communication Interrupt Detect Register 0 | G0IRF       | 00 <sub>16</sub>       |
| 00FF <sub>16</sub> | SI/O Extended Transmit Control Register 0              | G0ETC       | 0000 0XXX <sub>2</sub> |
| 0100 <sub>16</sub> | Time Measurement/Waveform Generating Register 10       | G1TM0/G1PO0 | XX <sub>16</sub>       |
| 0101 <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 0102 <sub>16</sub> | Time Measurement/Waveform Generating Register 11       | G1TM1/G1PO1 | XX <sub>16</sub>       |
| 0103 <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 0104 <sub>16</sub> | Time Measurement/Waveform Generating Register 12       | G1TM2/G1PO2 | XX <sub>16</sub>       |
| 0105 <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 0106 <sub>16</sub> | Time Measurement/Waveform Generating Register 13       | G1TM3/G1PO3 | XX <sub>16</sub>       |
| 0107 <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 0108 <sub>16</sub> | Time Measurement/Waveform Generating Register 14       | G1TM4/G1PO4 | XX <sub>16</sub>       |
| 0109 <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 010A <sub>16</sub> | Time Measurement/Waveform Generating Register 15       | G1TM5/G1PO5 | XX <sub>16</sub>       |
| 010B <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 010C <sub>16</sub> | Time Measurement/Waveform Generating Register 16       | G1TM6/G1PO6 | XX <sub>16</sub>       |
| 010D <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 010E <sub>16</sub> | Time Measurement/Waveform Generating Register 17       | G1TM7/G1PO7 | XX <sub>16</sub>       |
| 010F <sub>16</sub> |                                                        |             | XX <sub>16</sub>       |
| 0110 <sub>16</sub> | Waveform Generating Control Register 10                | G1POCR0     | 0000 X000 <sub>2</sub> |
| 0111 <sub>16</sub> | Waveform Generating Control Register 11                | G1POCR1     | 0X00 X000 <sub>2</sub> |
| 0112 <sub>16</sub> | Waveform Generating Control Register 12                | G1POCR2     | 0X00 X000 <sub>2</sub> |
| 0113 <sub>16</sub> | Waveform Generating Control Register 13                | G1POCR3     | 0X00 X000 <sub>2</sub> |
| 0114 <sub>16</sub> | Waveform Generating Control Register 14                | G1POCR4     | 0X00 X000 <sub>2</sub> |
| 0115 <sub>16</sub> | Waveform Generating Control Register 15                | G1POCR5     | 0X00 X000 <sub>2</sub> |
| 0116 <sub>16</sub> | Waveform Generating Control Register 16                | G1POCR6     | 0X00 X000 <sub>2</sub> |
| 0117 <sub>16</sub> | Waveform Generating Control Register 17                | G1POCR7     | 0X00 X000 <sub>2</sub> |
| 0118 <sub>16</sub> | Time Measurement Control Register 10                   | G1TMCR0     | 00 <sub>16</sub>       |
| 0119 <sub>16</sub> | Time Measurement Control Register 11                   | G1TMCR1     | 00 <sub>16</sub>       |
| 011A <sub>16</sub> | Time Measurement Control Register 12                   | G1TMCR2     | 00 <sub>16</sub>       |
| 011B <sub>16</sub> | Time Measurement Control Register 13                   | G1TMCR3     | 00 <sub>16</sub>       |
| 011C <sub>16</sub> | Time Measurement Control Register 14                   | G1TMCR4     | 00 <sub>16</sub>       |
| 011D <sub>16</sub> | Time Measurement Control Register 15                   | G1TMCR5     | 00 <sub>16</sub>       |
| 011E <sub>16</sub> | Time Measurement Control Register 16                   | G1TMCR6     | 00 <sub>16</sub>       |
| 011F <sub>16</sub> | Time Measurement Control Register 17                   | G1TMCR7     | 00 <sub>16</sub>       |

X: Indeterminate

Blank spaces are reserved. No access is allowed.



| Address                                  | Register                                               | Symbol    | Value after RESET                                |
|------------------------------------------|--------------------------------------------------------|-----------|--------------------------------------------------|
| 0120 <sub>16</sub><br>0121 <sub>16</sub> | Base Timer Register 1                                  | G1BT      | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 0122 <sub>16</sub>                       | Base Timer Control Register 10                         | G1BCR0    | 00 <sub>16</sub>                                 |
| 0123 <sub>16</sub>                       | Base Timer Control Register 11                         | G1BCR1    | X000 000X <sub>2</sub>                           |
| 0124 <sub>16</sub>                       | Time Measurement Prescaler Register 16                 | G1TPR6    | 00 <sub>16</sub>                                 |
| 0125 <sub>16</sub>                       | Time Measurement Prescaler Register 17                 | G1TPR7    | 00 <sub>16</sub>                                 |
| 0126 <sub>16</sub>                       | Function Enable Register 1                             | G1FE      | 00 <sub>16</sub>                                 |
| 0127 <sub>16</sub>                       | Function Select Register 1                             | G1FS      | 00 <sub>16</sub>                                 |
| 0128 <sub>16</sub><br>0129 <sub>16</sub> | SI/O Receive Buffer Register 1                         | G1RB      | XXXX XXXX <sub>2</sub><br>X000 XXXX <sub>2</sub> |
| 012A <sub>16</sub><br>012B <sub>16</sub> | Transmit Buffer/Receive Data Register 1                | G1TB/G1DR | XX <sub>16</sub><br>                             |
| 012C <sub>16</sub>                       | Receive Input Register 1                               | G1RI      | XX <sub>16</sub>                                 |
| 012D <sub>16</sub>                       | SI/O Communication Mode Register 1                     | G1MR      | 00 <sub>16</sub>                                 |
| 012E <sub>16</sub>                       | Transmit Output Register 1                             | G1TO      | XX <sub>16</sub>                                 |
| 012F <sub>16</sub>                       | SI/O Communication Control Register 1                  | G1CR      | 0000 X011 <sub>2</sub>                           |
| 0130 <sub>16</sub>                       | Data Compare Register 10                               | G1CMP0    | XX <sub>16</sub>                                 |
| 0131 <sub>16</sub>                       | Data Compare Register 11                               | G1CMP1    | XX <sub>16</sub>                                 |
| 0132 <sub>16</sub>                       | Data Compare Register 12                               | G1CMP2    | XX <sub>16</sub>                                 |
| 0133 <sub>16</sub>                       | Data Compare Register 13                               | G1CMP3    | XX <sub>16</sub>                                 |
| 0134 <sub>16</sub>                       | Data Mask Register 10                                  | G1MSK0    | XX <sub>16</sub>                                 |
| 0135 <sub>16</sub>                       | Data Mask Register 11                                  | G1MSK1    | XX <sub>16</sub>                                 |
| 0136 <sub>16</sub>                       |                                                        |           |                                                  |
| 0137 <sub>16</sub>                       |                                                        |           |                                                  |
| 0138 <sub>16</sub><br>0139 <sub>16</sub> | Receive CRC Code Register 1                            | G1RCRC    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 013A <sub>16</sub><br>013B <sub>16</sub> | Transmit CRC Code Register 1                           | G1TCRC    | 00 <sub>16</sub><br>00 <sub>16</sub>             |
| 013C <sub>16</sub>                       | SI/O Extended Mode Register 1                          | G1EMR     | 00 <sub>16</sub>                                 |
| 013D <sub>16</sub>                       | SI/O Extended Receive Control Register 1               | G1ERC     | 00 <sub>16</sub>                                 |
| 013E <sub>16</sub>                       | SI/O Special Communication Interrupt Detect Register 1 | G1IRF     | 00 <sub>16</sub>                                 |
| 013F <sub>16</sub>                       | SI/O Extended Transmit Control Register 1              | G1ETC     | 0000 0XXX <sub>2</sub>                           |
| 0140 <sub>16</sub>                       |                                                        |           |                                                  |
| 0141 <sub>16</sub>                       |                                                        |           |                                                  |
| 0142 <sub>16</sub>                       |                                                        |           |                                                  |
| 0143 <sub>16</sub>                       |                                                        |           |                                                  |
| 0144 <sub>16</sub>                       |                                                        |           |                                                  |
| 0145 <sub>16</sub>                       |                                                        |           |                                                  |
| 0146 <sub>16</sub>                       |                                                        |           |                                                  |
| 0147 <sub>16</sub>                       |                                                        |           |                                                  |
| 0148 <sub>16</sub>                       |                                                        |           |                                                  |
| 0149 <sub>16</sub>                       |                                                        |           |                                                  |
| 014A <sub>16</sub>                       |                                                        |           |                                                  |
| 014B <sub>16</sub>                       |                                                        |           |                                                  |
| 014C <sub>16</sub>                       |                                                        |           |                                                  |
| 014D <sub>16</sub>                       |                                                        |           |                                                  |
| 014E <sub>16</sub>                       |                                                        |           |                                                  |
| 014F <sub>16</sub>                       |                                                        |           |                                                  |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

| Address            | Register                                            | Symbol | Value after RESET      |
|--------------------|-----------------------------------------------------|--------|------------------------|
| 02F0 <sub>16</sub> |                                                     |        |                        |
| 02F1 <sub>16</sub> |                                                     |        |                        |
| 02F2 <sub>16</sub> |                                                     |        |                        |
| 02F3 <sub>16</sub> |                                                     |        |                        |
| 02F4 <sub>16</sub> | UART4 Special Mode Register 4                       | U4SMR4 | 00 <sub>16</sub>       |
| 02F5 <sub>16</sub> | UART4 Special Mode Register 3                       | U4SMR3 | 00 <sub>16</sub>       |
| 02F6 <sub>16</sub> | UART4 Special Mode Register 2                       | U4SMR2 | 00 <sub>16</sub>       |
| 02F7 <sub>16</sub> | UART4 Special Mode Register                         | U4SMR  | 00 <sub>16</sub>       |
| 02F8 <sub>16</sub> | UART4 Transmit/Receive Mode Register                | U4MR   | 00 <sub>16</sub>       |
| 02F9 <sub>16</sub> | UART4 Bit Rate Register                             | U4BRG  | XX <sub>16</sub>       |
| 02FA <sub>16</sub> | UART4 Transmit Buffer Register                      | U4TB   | XX <sub>16</sub>       |
| 02FB <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 02FC <sub>16</sub> | UART4 Transmit/Receive Control Register 0           | U4C0   | 0000 1000 <sub>2</sub> |
| 02FD <sub>16</sub> | UART4 Transmit/Receive Control Register 1           | U4C1   | 0000 0010 <sub>2</sub> |
| 02FE <sub>16</sub> | UART4 Receive Buffer Register                       | U4RB   | XX <sub>16</sub>       |
| 02FF <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0300 <sub>16</sub> | Timer B3, B4, B5 Count Start Flag                   | TBSR   | 000X XXXX <sub>2</sub> |
| 0301 <sub>16</sub> |                                                     |        |                        |
| 0302 <sub>16</sub> | Timer A1-1 Register                                 | TA11   | XX <sub>16</sub>       |
| 0303 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0304 <sub>16</sub> | Timer A2-1 Register                                 | TA21   | XX <sub>16</sub>       |
| 0305 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0306 <sub>16</sub> | Timer A4-1 Register                                 | TA41   | XX <sub>16</sub>       |
| 0307 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0308 <sub>16</sub> | Three-Phase PWM Control Register 0                  | INVC0  | 00 <sub>16</sub>       |
| 0309 <sub>16</sub> | Three-Phase PWM Control Register 1                  | INVC1  | 00 <sub>16</sub>       |
| 030A <sub>16</sub> | Three-Phase Output Buffer Register 0                | IDB0   | XX11 1111 <sub>2</sub> |
| 030B <sub>16</sub> | Three-Phase Output Buffer Register 1                | IDB1   | XX11 1111 <sub>2</sub> |
| 030C <sub>16</sub> | Dead Time Timer                                     | DTT    | XX <sub>16</sub>       |
| 030D <sub>16</sub> | Timer B2 Interrupt Generation Frequency Set Counter | ICTB2  | XX <sub>16</sub>       |
| 030E <sub>16</sub> |                                                     |        |                        |
| 030F <sub>16</sub> |                                                     |        |                        |
| 0310 <sub>16</sub> | Timer B3 Register                                   | TB3    | XX <sub>16</sub>       |
| 0311 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0312 <sub>16</sub> | Timer B4 Register                                   | TB4    | XX <sub>16</sub>       |
| 0313 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0314 <sub>16</sub> | Timer B5 Register                                   | TB5    | XX <sub>16</sub>       |
| 0315 <sub>16</sub> |                                                     |        | XX <sub>16</sub>       |
| 0316 <sub>16</sub> |                                                     |        |                        |
| 0317 <sub>16</sub> |                                                     |        |                        |
| 0318 <sub>16</sub> |                                                     |        |                        |
| 0319 <sub>16</sub> |                                                     |        |                        |
| 031A <sub>16</sub> |                                                     |        |                        |
| 031B <sub>16</sub> | Timer B3 Mode Register                              | TB3MR  | 00XX 0000 <sub>2</sub> |
| 031C <sub>16</sub> | Timer B4 Mode Register                              | TB4MR  | 00XX 0000 <sub>2</sub> |
| 031D <sub>16</sub> | Timer B5 Mode Register                              | TB5MR  | 00XX 0000 <sub>2</sub> |
| 031E <sub>16</sub> |                                                     |        |                        |
| 031F <sub>16</sub> | External Interrupt Cause Select Register            | IFSR   | 00 <sub>16</sub>       |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

| Address                                  | Register                | Symbol  | Value after RESET                                |
|------------------------------------------|-------------------------|---------|--------------------------------------------------|
| 0380 <sub>16</sub><br>0381 <sub>16</sub> | A/D0 Register 0         | AD00    | XXXX XXXX <sub>2</sub><br>0000 0000 <sub>2</sub> |
| 0382 <sub>16</sub><br>0383 <sub>16</sub> | A/D0 Register 1         | AD01    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 0384 <sub>16</sub><br>0385 <sub>16</sub> | A/D0 Register 2         | AD02    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 0386 <sub>16</sub><br>0387 <sub>16</sub> | A/D0 Register 3         | AD03    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 0388 <sub>16</sub><br>0389 <sub>16</sub> | A/D0 Register 4         | AD04    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 038A <sub>16</sub><br>038B <sub>16</sub> | A/D0 Register 5         | AD05    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 038C <sub>16</sub><br>038D <sub>16</sub> | A/D0 Register 6         | AD06    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 038E <sub>16</sub><br>038F <sub>16</sub> | A/D0 Register 7         | AD07    | XX <sub>16</sub><br>XX <sub>16</sub>             |
| 0390 <sub>16</sub>                       |                         |         |                                                  |
| 0391 <sub>16</sub>                       |                         |         |                                                  |
| 0392 <sub>16</sub><br>0393 <sub>16</sub> | A/D0 Control Register 4 | AD0CON4 | XXXX 00XX <sub>2</sub>                           |
| 0394 <sub>16</sub>                       | A/D0 Control Register 2 | AD0CON2 | XX0X X000 <sub>2</sub>                           |
| 0395 <sub>16</sub>                       | A/D0 Control Register 3 | AD0CON3 | XXXX X000 <sub>2</sub>                           |
| 0396 <sub>16</sub>                       | A/D0 Control Register 0 | AD0CON0 | 00 <sub>16</sub>                                 |
| 0397 <sub>16</sub>                       | A/D0 Control Register 1 | AD0CON1 | 00 <sub>16</sub>                                 |
| 0398 <sub>16</sub><br>0399 <sub>16</sub> | D/A Register 0          | DA0     | XX <sub>16</sub>                                 |
| 039A <sub>16</sub><br>039B <sub>16</sub> | D/A Register 1          | DA1     | XX <sub>16</sub>                                 |
| 039C <sub>16</sub><br>039D <sub>16</sub> | D/A Control Register    | DACON   | XXXX XX00 <sub>2</sub>                           |
| 039E <sub>16</sub>                       |                         |         |                                                  |
| 039F <sub>16</sub>                       |                         |         |                                                  |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## &lt;144-pin Package&gt;

| Address            | Register                    | Symbol | Value after RESET      |
|--------------------|-----------------------------|--------|------------------------|
| 03D0 <sub>16</sub> | Port P14 Register           | P14    | XX <sub>16</sub>       |
| 03D1 <sub>16</sub> | Port P15 Register           | P15    | XX <sub>16</sub>       |
| 03D2 <sub>16</sub> | Port P14 Direction Register | PD14   | X000 0000 <sub>2</sub> |
| 03D3 <sub>16</sub> | Port P15 Direction Register | PD15   | 00 <sub>16</sub>       |
| 03D4 <sub>16</sub> |                             |        |                        |
| 03D5 <sub>16</sub> |                             |        |                        |
| 03D6 <sub>16</sub> |                             |        |                        |
| 03D7 <sub>16</sub> |                             |        |                        |
| 03D8 <sub>16</sub> |                             |        |                        |
| 03D9 <sub>16</sub> |                             |        |                        |
| 03DA <sub>16</sub> | Pull-Up Control Register 2  | PUR2   | 00 <sub>16</sub>       |
| 03DB <sub>16</sub> | Pull-Up Control Register 3  | PUR3   | 00 <sub>16</sub>       |
| 03DC <sub>16</sub> | Pull-Up Control Register 4  | PUR4   | XXXX 0000 <sub>2</sub> |
| 03DD <sub>16</sub> |                             |        |                        |
| 03DE <sub>16</sub> |                             |        |                        |
| 03DF <sub>16</sub> |                             |        |                        |
| 03E0 <sub>16</sub> | Port P0 Register            | P0     | XX <sub>16</sub>       |
| 03E1 <sub>16</sub> | Port P1 Register            | P1     | XX <sub>16</sub>       |
| 03E2 <sub>16</sub> | Port P0 Direction Register  | PD0    | 00 <sub>16</sub>       |
| 03E3 <sub>16</sub> | Port P1 Direction Register  | PD1    | 00 <sub>16</sub>       |
| 03E4 <sub>16</sub> | Port P2 Register            | P2     | XX <sub>16</sub>       |
| 03E5 <sub>16</sub> | Port P3 Register            | P3     | XX <sub>16</sub>       |
| 03E6 <sub>16</sub> | Port P2 Direction Register  | PD2    | 00 <sub>16</sub>       |
| 03E7 <sub>16</sub> | Port P3 Direction Register  | PD3    | 00 <sub>16</sub>       |
| 03E8 <sub>16</sub> | Port P4 Register            | P4     | XX <sub>16</sub>       |
| 03E9 <sub>16</sub> | Port P5 Register            | P5     | XX <sub>16</sub>       |
| 03EA <sub>16</sub> | Port P4 Direction Register  | PD4    | 00 <sub>16</sub>       |
| 03EB <sub>16</sub> | Port P5 Direction Register  | PD5    | 00 <sub>16</sub>       |
| 03EC <sub>16</sub> |                             |        |                        |
| 03ED <sub>16</sub> |                             |        |                        |
| 03EE <sub>16</sub> |                             |        |                        |
| 03EF <sub>16</sub> |                             |        |                        |
| 03F0 <sub>16</sub> | Pull-Up Control Register 0  | PUR0   | 00 <sub>16</sub>       |
| 03F1 <sub>16</sub> | Pull-Up Control Register 1  | PUR1   | XXXX 0000 <sub>2</sub> |
| 03F2 <sub>16</sub> |                             |        |                        |
| 03F3 <sub>16</sub> |                             |        |                        |
| 03F4 <sub>16</sub> |                             |        |                        |
| 03F5 <sub>16</sub> |                             |        |                        |
| 03F6 <sub>16</sub> |                             |        |                        |
| 03F7 <sub>16</sub> |                             |        |                        |
| 03F8 <sub>16</sub> |                             |        |                        |
| 03F9 <sub>16</sub> |                             |        |                        |
| 03FA <sub>16</sub> |                             |        |                        |
| 03FB <sub>16</sub> |                             |        |                        |
| 03FC <sub>16</sub> |                             |        |                        |
| 03FD <sub>16</sub> |                             |        |                        |
| 03FE <sub>16</sub> |                             |        |                        |
| 03FF <sub>16</sub> | Port Control Register       | PCR    | XXXX XXX0 <sub>2</sub> |

X: Indeterminate

Blank spaces are reserved. No access is allowed.

**Table 5.2 Recommended Operating Conditions (Continued)**  
**(V<sub>CC1</sub>=V<sub>CC2</sub>=3.0V to 5.5V at T<sub>opr</sub>=−20 to 85°C unless otherwise specified)**

| Symbol               | Parameter                                                                                        |                               | Standard |        |      | Unit |
|----------------------|--------------------------------------------------------------------------------------------------|-------------------------------|----------|--------|------|------|
|                      |                                                                                                  |                               | Min.     | Typ.   | Max. |      |
| f(BCLK)              | CPU Clock Frequency                                                                              | V <sub>CC1</sub> =4.2 to 5.5V | 0        |        | 32   | MHz  |
|                      |                                                                                                  | V <sub>CC1</sub> =3.0 to 5.5V | 0        |        | 24   | MHz  |
| f(X <sub>IN</sub> )  | Main Clock Input Frequency                                                                       | V <sub>CC1</sub> =4.2 to 5.5V | 0        |        | 32   | MHz  |
|                      |                                                                                                  | V <sub>CC1</sub> =3.0 to 5.5V | 0        |        | 24   | MHz  |
| f(X <sub>CIN</sub> ) | Sub Clock Frequency                                                                              |                               |          | 32.768 | 50   | kHz  |
| f(Ring)              | On-chip Oscillator Frequency (V <sub>CC1</sub> =V <sub>CC2</sub> =5.0V, T <sub>opr</sub> =25° C) |                               | 0.5      | 1      | 2    | MHz  |
| f(PLL)               | PLL Clock Frequency                                                                              | V <sub>CC1</sub> =4.2 to 5.5V | 10       |        | 32   | MHz  |
|                      |                                                                                                  | V <sub>CC1</sub> =3.0 to 5.5V | 10       |        | 24   | MHz  |
| t <sub>SU(PLL)</sub> | Wait Time to Stabilize PLL Frequency Synthesizer                                                 | V <sub>CC1</sub> =5.0V        |          |        | 5    | ms   |
|                      |                                                                                                  | V <sub>CC1</sub> =3.3V        |          |        | 10   | ms   |

$$V_{CC1}=V_{CC2}=5V$$

**Table 5.4 A/D Conversion Characteristics ( $V_{CC1}=V_{CC2}=AV_{CC}=V_{REF}=4.2$  to  $5.5V$ ,  $V_{SS}=AV_{SS}=0V$  at  $T_{opr}=-20$  to  $85^{\circ}C$ ,  $f(BCLK) = 32MHz$  unless otherwise specified)**

| Symbol            | Parameter                                | Measurement Condition        |                                                                                                                   | Standard |      |           | Unit       |
|-------------------|------------------------------------------|------------------------------|-------------------------------------------------------------------------------------------------------------------|----------|------|-----------|------------|
|                   |                                          |                              |                                                                                                                   | Min.     | Typ. | Max.      |            |
| -                 | Resolution                               | $V_{REF}=V_{CC1}$            |                                                                                                                   |          |      | 10        | Bits       |
| INL               | Integral Nonlinearity Error              | $V_{REF}=V_{CC1}=V_{CC2}=5V$ | $AN_0$ to $AN_7$ , $AN_{00}$ to $AN_{07}$ , $AN_{20}$ to $AN_{27}$ , $AN_{150}$ to $AN_{157}$ , $ANEX0$ , $ANEX1$ |          |      | $\pm 3$   | LSB        |
|                   |                                          |                              | External op-amp connection mode                                                                                   |          |      | $\pm 7$   | LSB        |
|                   |                                          |                              |                                                                                                                   |          |      |           | LSB        |
| DNL               | Differential Nonlinearity Error          |                              |                                                                                                                   |          |      | $\pm 1$   | LSB        |
| -                 | Offset Error                             |                              |                                                                                                                   |          |      | $\pm 3$   | LSB        |
| -                 | Gain Error                               |                              |                                                                                                                   |          |      | $\pm 3$   | LSB        |
| RLADDER           | Resistor Ladder                          | $V_{REF}=V_{CC1}$            |                                                                                                                   | 8        |      | 40        | k $\Omega$ |
| t <sub>CONV</sub> | 10-bit Conversion Time <sup>(1, 2)</sup> |                              |                                                                                                                   | 2.06     |      |           | $\mu s$    |
| t <sub>CONV</sub> | 8-bit Conversion Time <sup>(1, 2)</sup>  |                              |                                                                                                                   | 1.75     |      |           | $\mu s$    |
| t <sub>SAMP</sub> | Sampling Time <sup>(1)</sup>             |                              |                                                                                                                   | 0.188    |      |           | $\mu s$    |
| V <sub>REF</sub>  | Reference Voltage                        |                              |                                                                                                                   | 2        |      | $V_{CC1}$ | V          |
| V <sub>IA</sub>   | Analog Input Voltage                     |                              |                                                                                                                   | 0        |      | $V_{REF}$ | V          |

## NOTES:

1. Divide  $f(X_{IN})$ , if exceeding 16 MHz, to keep  $\phi_{AD}$  frequency at 16 MHz or less.
2. With using the sample and hold function.

**Table 5.5 D/A Conversion Characteristics ( $V_{CC1}=V_{CC2}=V_{REF}=4.2$  to  $5.5V$ ,  $V_{SS}=AV_{SS}=0V$  at  $T_{opr}=-20$  to  $85^{\circ}C$ ,  $f(BCLK) = 32MHz$  unless otherwise specified)**

| Symbol            | Parameter                            | Measurement Condition | Standard |      |      | Unit       |
|-------------------|--------------------------------------|-----------------------|----------|------|------|------------|
|                   |                                      |                       | Min.     | Typ. | Max. |            |
| -                 | Resolution                           |                       |          |      | 8    | Bits       |
| -                 | Absolute Accuracy                    |                       |          |      | 1.0  | %          |
| t <sub>SU</sub>   | Setup Time                           |                       |          |      | 3    | $\mu s$    |
| R <sub>O</sub>    | Output Resistance                    |                       | 4        | 10   | 20   | k $\Omega$ |
| I <sub>VREF</sub> | Reference Power Supply Input Current | (Note 1)              |          |      | 1.5  | mA         |

## NOTES:

1. Measurement when using one D/A converter. The DA<sub>i</sub> register (i=0, 1) of the D/A converter, not being used, is set to "00<sub>16</sub>". The resistor ladder in the A/D converter is excluded.  
I<sub>VREF</sub> flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V<sub>REF</sub> connection).

$$V_{CC1}=V_{CC2}=5V$$

**Timing Requirements**

( $V_{CC1}=V_{CC2}=4.2$  to  $5.5V$ ,  $V_{SS}=0V$  at  $T_{opr}=-20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.11 Timer A Input (Count Source Input in Event Counter Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{C(TA)}$  | TAiIN Input Cycle Time       | 100      |      | ns   |
| $t_{W(TAH)}$ | TAiIN Input High ("H") Width | 40       |      | ns   |
| $t_{W(TAL)}$ | TAiIN Input Low ("L") Width  | 40       |      | ns   |

**Table 5.12 Timer A Input (Gate Input in Timer Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{C(TA)}$  | TAiIN Input Cycle Time       | 400      |      | ns   |
| $t_{W(TAH)}$ | TAiIN Input High ("H") Width | 200      |      | ns   |
| $t_{W(TAL)}$ | TAiIN Input Low ("L") Width  | 200      |      | ns   |

**Table 5.13 Timer A Input (External Trigger Input in One-Shot Timer Mode)**


| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{C(TA)}$  | TAiIN Input Cycle Time       | 200      |      | ns   |
| $t_{W(TAH)}$ | TAiIN Input High ("H") Width | 100      |      | ns   |
| $t_{W(TAL)}$ | TAiIN Input Low ("L") Width  | 100      |      | ns   |

**Table 5.14 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{W(TAH)}$ | TAiIN Input High ("H") Width | 100      |      | ns   |
| $t_{W(TAL)}$ | TAiIN Input Low ("L") Width  | 100      |      | ns   |

**Table 5.15 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)**

| Symbol           | Parameter                     | Standard |      | Unit |
|------------------|-------------------------------|----------|------|------|
|                  |                               | Min.     | Max. |      |
| $t_{C(UP)}$      | TAiOUT Input Cycle Time       | 2000     |      | ns   |
| $t_{W(UPH)}$     | TAiOUT Input High ("H") Width | 1000     |      | ns   |
| $t_{W(UPL)}$     | TAiOUT Input Low ("L") Width  | 1000     |      | ns   |
| $t_{SU(UP-TIN)}$ | TAiOUT Input Setup Time       | 400      |      | ns   |
| $t_{H(TIN-UP)}$  | TAiOUT Input Hold Time        | 400      |      | ns   |

Figure 5.6  $V_{CC1}=V_{CC2}=5V$  Timing Diagram (4)



$$V_{CC1}=V_{CC2}=3.3V$$

**Timing Requirements**

( $V_{CC1}=V_{CC2}= 3.0$  to  $3.6V$ ,  $V_{SS}= 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.29 Timer A Input (Count Source Input in Event Counter Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{C(TA)}$  | TAiIN Input Cycle Time       | 100      |      | ns   |
| $t_{W(TAH)}$ | TAiIN Input High ("H") Width | 40       |      | ns   |
| $t_{W(TAL)}$ | TAiIN Input Low ("L") Width  | 40       |      | ns   |

**Table 5.30 Timer A Input (Gate Input in Timer Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{C(TA)}$  | TAiIN Input Cycle Time       | 400      |      | ns   |
| $t_{W(TAH)}$ | TAiIN Input High ("H") Width | 200      |      | ns   |
| $t_{W(TAL)}$ | TAiIN Input Low ("L") Width  | 200      |      | ns   |

**Table 5.31 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{C(TA)}$  | TAiIN Input Cycle Time       | 200      |      | ns   |
| $t_{W(TAH)}$ | TAiIN Input High ("H") Width | 100      |      | ns   |
| $t_{W(TAL)}$ | TAiIN Input Low ("L") Width  | 100      |      | ns   |

**Table 5.32 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

| Symbol       | Parameter                    | Standard |      | Unit |
|--------------|------------------------------|----------|------|------|
|              |                              | Min.     | Max. |      |
| $t_{W(TAH)}$ | TAiIN Input High ("H") Width | 100      |      | ns   |
| $t_{W(TAL)}$ | TAiIN Input Low ("L") Width  | 100      |      | ns   |

**Table 5.33 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

| Symbol           | Parameter                     | Standard |      | Unit |
|------------------|-------------------------------|----------|------|------|
|                  |                               | Min.     | Max. |      |
| $t_{C(UP)}$      | TAiOUT Input Cycle Time       | 2000     |      | ns   |
| $t_{W(UPH)}$     | TAiOUT Input High ("H") Width | 1000     |      | ns   |
| $t_{W(UPL)}$     | TAiOUT Input Low ("L") Width  | 1000     |      | ns   |
| $t_{SU(UP-TIN)}$ | TAiOUT Input Setup Time       | 400      |      | ns   |
| $t_{H(TIN-UP)}$  | TAiOUT Input Hold Time        | 400      |      | ns   |

$$V_{CC1}=V_{CC2}=3.3V$$

**Switching Characteristics**

( $V_{CC1}=V_{CC2}=3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.40 Memory Expansion Mode and Microprocessor Mode**  
(when accessing external memory space)

| Symbol           | Parameter                                                        | Measurement Condition | Standard |      | Unit |
|------------------|------------------------------------------------------------------|-----------------------|----------|------|------|
|                  |                                                                  |                       | Min.     | Max. |      |
| $t_{d(BCLK-AD)}$ | Address Output Delay Time                                        | See Figure 5.2        |          | 18   | ns   |
| $t_{h(BCLK-AD)}$ | Address Output Hold Time (BCLK standard)                         |                       | 0        |      | ns   |
| $t_{h(RD-AD)}$   | Address Output Hold Time (RD standard) <sup>(3)</sup>            |                       | 0        |      | ns   |
| $t_{h(WR-AD)}$   | Address Output Hold Time (WR standard) <sup>(3)</sup>            |                       | (Note 1) |      | ns   |
| $t_{d(BCLK-CS)}$ | Chip-Select Signal Output Delay Time                             |                       |          | 18   | ns   |
| $t_{h(BCLK-CS)}$ | Chip-Select Signal Output Hold Time (BCLK standard)              |                       | 0        |      | ns   |
| $t_{h(RD-CS)}$   | Chip-Select Signal Output Hold Time (RD standard) <sup>(3)</sup> |                       | 0        |      | ns   |
| $t_{h(WR-CS)}$   | Chip-Select Signal Output Hold Time (WR standard) <sup>(3)</sup> |                       | (Note 1) |      | ns   |
| $t_{d(BCLK-RD)}$ | RD Signal Output Delay Time                                      |                       |          | 18   | ns   |
| $t_{h(BCLK-RD)}$ | RD Signal Output Hold Time                                       |                       | -3       |      | ns   |
| $t_{d(BCLK-WR)}$ | WR Signal Output Delay Time                                      |                       |          | 18   | ns   |
| $t_{h(BCLK-WR)}$ | WR Signal Output Hold Time                                       |                       | 0        |      | ns   |
| $t_{d(DB-WR)}$   | Data Output Delay Time (WR standard)                             |                       | (Note 2) |      | ns   |
| $t_{h(WR-DB)}$   | Data Output Hold Time (WR standard) <sup>(3)</sup>               |                       | (Note 1) |      | ns   |
| $t_{w(WR)}$      | WR Output Width                                                  |                       | (Note 2) |      | ns   |

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency.

$$t_{h(WR-DB)} = \frac{10^9}{f_{(BCLK)} \times 2} - 20 \quad [ns]$$

$$t_{h(WR-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$


$$t_{h(WR-CS)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles.

$$t_{w(WR)} = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 15 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=(b \times 2)-1)$$

$$t_{d(DB-WR)} = \frac{10^9 \times m}{f_{(BCLK)}} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m=b)$$

3.  $t_{cns}$  is added when recovery cycle is inserted.

Figure 5.10  $V_{CC1}=V_{CC2}=3.3V$  Timing Diagram (4)

## 5.2 Electrical Characteristics (M32C/84T)

**Table 5.42 Absolute Maximum Ratings**

| Symbol                              | Parameter                     |                                                                                                                                                          | Condition                                            | Value                         | Unit |
|-------------------------------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|-------------------------------|------|
| V <sub>CC1</sub> , V <sub>CC2</sub> | Supply Voltage                |                                                                                                                                                          | V <sub>CC1</sub> =V <sub>CC2</sub> =AV <sub>CC</sub> | -0.3 to 6.0                   | V    |
| AV <sub>CC</sub>                    | Analog Supply Voltage         |                                                                                                                                                          | V <sub>CC1</sub> =V <sub>CC2</sub> =AV <sub>CC</sub> | -0.3 to 6.0                   | V    |
| V <sub>I</sub>                      | Input Voltage                 | RESET, CNV <sub>SS</sub> , BYTE, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P140-P146, P150-P157 <sup>(1)</sup> , V <sub>REF</sub> , X <sub>IN</sub> |                                                      | -0.3 to V <sub>CC1</sub> +0.3 | V    |
|                                     |                               | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 <sup>(1)</sup>                                                     |                                                      | -0.3 to V <sub>CC2</sub> +0.3 |      |
|                                     |                               | P70, P71                                                                                                                                                 |                                                      | -0.3 to 6.0                   |      |
| V <sub>O</sub>                      | Output Voltage                | P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>OUT</sub>                                          |                                                      | -0.3 to V <sub>CC1</sub> +0.3 | V    |
|                                     |                               | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 <sup>(1)</sup>                                                     |                                                      | -0.3 to V <sub>CC2</sub> +0.3 |      |
|                                     |                               | P70, P71                                                                                                                                                 |                                                      | -0.3 to 6.0                   |      |
| P <sub>d</sub>                      | Power Dissipation             |                                                                                                                                                          | T <sub>opr</sub> =25° C                              | 500                           | mW   |
| T <sub>opr</sub>                    | Operating Ambient Temperature | during CPU operation                                                                                                                                     | T version                                            | -40 to 85                     | ° C  |
|                                     |                               | during flash memory program and erase operation                                                                                                          |                                                      | 0 to 60                       |      |
| T <sub>stg</sub>                    | Storage Temperature           |                                                                                                                                                          |                                                      | -65 to 150                    | ° C  |

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

PLQP0100KB-A (100P6Q-A)

Plastic 100pin 14X14mm body LQFP

| JEITA Package Code   | RENESAS Code | Previous Code | Mass[Typ.] |
|----------------------|--------------|---------------|------------|
| P-LQFP100-14x14-0.50 | PLQP0100KB-A | 100P6Q-A      | 0.6g       |

