

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	30/20MHz
Connectivity	UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	·
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	<u>.</u>
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-VQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/atmel/at80c31x2-rltul

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4. SFR Mapping

The Special Function Registers (SFRs) of the TS80C31X2 fall into the following categories:

- C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR1
- I/O port registers: P0, P1, P2, P3
- Timer registers: TCON, TH0, TH1, TMOD, TL0, TL1
- Serial I/O port registers: SADDR, SADEN, SBUF, SCON
- Power and clock control registers: PCON
- Interrupt system registers: IE, IP, IPH
- Others: CKCON

 Table 4-1.
 All SFRs with their address and their reset value

	Bit addressable			No	on Bit addressat	ble			
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h									FFh
F0h	B 0000 0000								F7h
E8h									EFh
E0h	ACC 0000 0000								E7h
D8h									DFh
D0h	PSW 0000 0000								D7h
C8h									CFh
C0h									C7h
B8h	IP XXX0 0000	SADEN 0000 0000							BFh
B0h	P3 1111 1111							IPH XXX0 0000	B7h
A8h	IE 0XX0 0000	SADDR 0000 0000							AFh
A0h	P2 1111 1111		AUXR1 XXXX XXX0						A7h
98h	SCON 0000 0000	SBUF XXXX XXXX							9Fh
90h	P1 1111 1111								97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000		CKCON XXXX XXX0	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	

Reserved



	Pin Number							
Mnemonic	DIL	LCC	VQFP 1.4	Туре	Name And Function			
V _{SS}	20	22	16	I	Ground: 0V reference			
Vss1		1	39	I	Optional Ground: Contact the Sales Office for ground connection.			
V _{cc}	40	44	38	I	Power Supply: This is the power supply voltage for normal, idle and power-down operation			
P0.0-P0.7	39- 32	43-36	37-30	I/O	Port 0 : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0			
					is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s.			
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current			
					because of the internal pull-ups.			
P2.0-P2.7	21- 28	24-31	18-25	I/O	Port 2 : Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current			
					because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR.			
P3.0-P3.7	10- 17	11, 13-19	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below.			
	10	11	5	I	RXD (P3.0): Serial input port			
	11	13	7	0	TXD (P3.1): Serial output port			
	12	14	8	I	INT0 (P3.2): External interrupt 0			
	13	15	9	I	INT1 (P3.3): External interrupt 1			
	14	16	10	I	T0 (P3.4): Timer 0 external input			
	15	17	11	I	T1 (P3.5): Timer 1 external input			
	16	18	12	0	WR (P3.6): External data memory write strobe			
	17	19	13	0	RD (P3.7): External data memory read strobe			
Reset	9	10	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running,			
					resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .			
ALE	30	33	27	O (I)	Address Latch Enable: Output pulse for latching the low byte of the address during			
					an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.			
PSEN	29	32	26	0	Program Store ENable: The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.			



Dual Data Pointer Register Ddptr 7.

The additional data pointer can be used to speed up code execution and reduce code size in a number of ways.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called

DPS = AUXR1/bit0 (See Table 5.) that allows the program code to switch between them (Refer to Figure 7-1).

Figure 7-1. Use of Dual Pointer




Table 7-1.	AUXR1: Auxiliary Register 1

Table 7-1.	AUXR1: Au	xiliary	y Register 1						
7	6		5	4	3	2	1	0	
-	-3		-	-	-	-	-	DPS	
Bit Number	Bit Mnemonic		Description						
7	-		erved value read from tl	nis bit is indetermina	ate. Do not set this b	pit.			
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.							
5	-		Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	-		Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.							
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.							
1	-		Reserved The value read from this bit is indeterminate. Do not set this bit.						
0	DPS	Data Pointer Selection Clear to select DPTR0. Set to select DPTR1.							

Reset Value = XXXX XXX0 Not bit addressable





8. Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a 'source' pointer and the other one as a "destination" pointer.

ASSEMBLY LANGUAGE

; Block move using dual data pointers

; Destroys DPTR0, DPTR1, A and PSW

; note: DPS exits opposite of entry state

; unless an extra INC AUXR1 is added

,			
00A2	AUXR	1 EQU 0A2H	
;			
0000 909000	MOV	DPTR,#SOURCE	; address of SOURCE
0003 05A2	INC	AUXR1	; switch data pointers
0005 90A000	MOV	DPTR,#DEST	; address of DEST
0008	LOOP:		
0008 05A2	INC	AUXR1	; switch data pointers
000A E0	MOVX	A,@DPTR	; get a byte from SOURCE
000B A3	INC	DPTR	; increment SOURCE address
000C 05A2	INC	AUXR1	; switch data pointers
000E F0	MOVX	@DPTR,A	; write the byte to DEST
000F A3	INC	DPTR	; increment DEST address
0010 70F6	JNZ	LOOP	; check for 0 terminator
0012 05A2	INC	AUXR1	; (optional) restore DPS

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.

9. TS80C31X2 Serial I/O Port


The serial I/O port in the TS80C31X2 is compatible with the serial I/O port in the 80C31. It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates


Serial I/O port includes the following enhancements:

- Framing error detection
- · Automatic address recognition

9.1 Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 9-1).





When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 9-3.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 9-2. and Figure 9-3.).











Figure 9-3. UART Timings in Modes 2 and 3



9.2 Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).

9.3 Given Address

Each device has an individual address that is specified in SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed.

To address a device by its individual address, the SADEN mask byte must be 1111 1111b. For example:

SADDR	0101 0110b
SADEN	<u>1111 1100b</u>
Given	0101 01XXb

The following is an example of how to use given addresses to address different slaves:

Slave A:	SADDR <u>SADEN</u> Given	1111 0001b <u>1111 1010b</u> 1111 0X0Xb
Slave B:	SADDR <u>SADEN</u> Given	1111 0011b <u>1111 1001b</u> 1111 0XX1b

Slave C:	SADDR	1111 0010b
	SADEN	<u>1111 1101b</u>
	Given	1111 00X1b

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b). For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves

B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

9.4 Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

 SADDR
 0101 0110b

 SADEN
 1111 1100b

 Broadcast = SADDR OR SADEN
 1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:	SADDR <u>SADEN</u> Broadcast	1111 0001b <u>1111 1010b</u> 1111 1X11b,
Slave B:	SADDR <u>SADEN</u> Broadcast	1111 0011b <u>1111 1001b</u> 1111 1X11B,
Slave C:	SADDR= <u>SADEN</u> Broadcast	1111 0010b <u>1111 1101b</u> 1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

9.5 Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

Table 9-1. SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable





Table 9-2. SADDR - Slave Address Register (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

10. Interrupt System

The TS80C31X2 has a total of 5 interrupt vectors: two external interrupts (INT0 and INT1), two timer interrupts (timers 0 and 1) and the serial port interrupt. These interrupts are shown in Figure 10-1.




Figure 10-1. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 10-2.Table 10-3.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 10-3.) and in the Interrupt Priority High register (See Table 10-4.). shows the bit values and priority levels associated with each combination.

IPH.x	IP.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

 Table 10-1.
 Priority Level Bit Values



AT/TS80C31X2

7	6	5	4	3	2	1	0				
-	-	-	PS	PT1	PX1	PT0	PX0				
Bit	Bit										
Number	Mnemonic			Descrip	ption						
7	-	Reserved The value read fro	om this bit is in	determinate. Do	o not set this bit						
6	-	Reserved The value read fro	om this bit is in	determinate. Do	o not set this bit						
5	-	Reserved The value read fro	om this bit is in	determinate. Do	o not set this bit						
4	PS	Serial port Prior	•								
3	PT1	Timer 1 overflow Refer to PT1H for		ority bit							
2	PX1	External interrup Refer to PX1H for	•	t							
1	PT0		mer 0 overflow interrupt Priority bit efer to PT0H for priority level.								
0	PX0	External interrup Refer to PX0H for		t							

Table 10-3 IP Register -- IP - Interrupt Priority Register (B8h)

Reset Value = XXX0 0000b Bit addressable





Table 10-4. IPH Register -- IPH - Interrupt Priority High Register (B7h)

7	6	-	5	4	3	2	1	0
-	-		-	PSH	PT1H	PX1H	РТОН	РХОН
Bit Number	Bit Mnemonic				Descrip	otion		
7	-	Reserv The val		from this bit is in	determinate. Do	o not set this bit		
6	-	Reserv The val		from this bit is in	determinate. Do	o not set this bit		
5	-	Reserv The val		from this bit is in	determinate. Do	o not set this bit		
4	PSH	Serial p <u>PSH</u> 0 1 1	<u>PS</u> 0 1 0	rity High bit <u>Priority Level</u> Lowest Highest				
3	PT1H	Timer 1 <u>PT1H</u> 0 0 1 1	<u>PT1</u> 0 1 0	w interrupt Priorit <u>Priority Level</u> Lowest Highest	y High bit			
2	PX1H	Externa <u>PX1H</u> 0 1 1	<u>PX1</u> 0 1 0	pt 1 Priority High <u>Priority Level</u> Lowest Highest	bit			
1	РТОН	Timer 0 <u>PT0H</u> 0 1 1	<u>PT0</u> 0 1 0	w interrupt Priorit <u>Priority Level</u> Lowest Highest	y High bit			
0	РХОН	Externa <u>PX0H</u> 0 1 1	<u>PX0</u> 0 1 0	pt 0 Priority High <u>Priority Level</u> Lowest Highest	bit			

Reset Value = XXX0 0000b Not bit addressable

11. Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely : the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give and indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The over way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

11.1 Power-Down Mode

To save maximum power, a power-down mode can be invoked by software (Refer to Table 9-4., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts INTO and INT1 are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 11-1. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed.

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C31X2 into power-down mode.



12. ONCE[™] Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using TS80C31X2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C31X2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and PSEN is high.
- Hold ALE low as RST is deactivated.

While the TS80C31X2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 26. shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

Table 12-1. External Pin Status during ONCE Mode

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1/2
Weak pull-up	Weak pull-up	Float	Weak pull-up	Weak pull-up	Weak pull-up	Active





13. Power-Off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by V_{CC} switch-on. A warm start reset occurs while V_{CC} is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 13-1.). POF is set by hardware when V_{CC} rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.

Table 13-1.	PCON Register	PCON - Power	Control	Register ((87h)	

7	6	5	4	3	2	1	0		
SMOD1	SMOD) -	- POF GF1 GF0 F				IDL		
Bit Number	Bit Mnemonic		Description						
7	SMOD1	Serial port Mode Set to select dou		n mode 1, 2 or :	3.				
6	SMOD0	Serial port Mode Clear to select SI Set to to select F	M0 bit in SCON						
5	-	Reserved The value read fr	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	POF	Power-Off Flag Clear to recogniz Set by hardware			ominal voltage. (Can also be se	t by software.		
3	GF1	General purpose Cleared by user f Set by user for ge	or general purp						
2	GF0	General purpose Cleared by user f Set by user for ge	or general purp	0					
1	PD	Cleared by hardw	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.						
0	IDL	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.							

Reset Value = 00X1 0000b Not bit addressable

14. Electrical Characteristics

14.1 Absolute Maximum Ratings ⁽¹⁾

Ambiant Temperature Under Bias: C = commercial0°C to 70°C I = industrial -40°C to 85°C Storage Temperature-65°C to + 150°C Voltage on V_{CC} to V_{SS} -0.5 V to + 7 V Voltage on V_{PP} to V_{SS} -0.5 V to + 13 V Voltage on Any Pin to V_{SS} -0.5 V to V_{CC} + 0.5 V Power Dissipation1 W⁽²⁾

- Note: 1. Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
 - 2. This value is based on the maximum allowable die temperature and the thermal resistance of the package.

14.2 Power consumption measurement

Since the introduction of the first C51 devices, every manufacturer made operating lcc measurements under reset, which made sense for the designs were the CPU was running under reset. In Atmel Wireless & Microcontrollers new devices, the CPU is no more active during reset, so the power consumption is very low but is not really representative of what will happen in the customer system. That's why, while keeping measurements under Reset, Atmel Wireless & Microcontrollers presents a new way to measure the operating lcc:

Using an internal test ROM, the following code is executed:

Label:

SJMP Label (80 FE)

Ports 1, 2, 3 are disconnected, Port 0 is tied to FFh, EA = Vcc, RST = Vss, XTAL2 is not connected and XTAL1 is driven by the clock.

This is much more representative of the real operating lcc.








Figure 14-5. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes

14.5 AC Parameters

14.5.1 Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example: T_{AVLL} = Time for Address Valid to ALE Low. T_{LLPL} = Time for ALE Low to PSEN Low.

TA = 0 to +70°C (commercial temperature range); $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; -M and -V ranges. TA = -40°C to +85°C (industrial temperature range); $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; -M and -V ranges.

TA = 0 to +70°C (commercial temperature range); $V_{SS} = 0 V$; 2.7 V < $V_{CC <}$ 5.5 V; -L range. TA = -40°C to +85°C (industrial temperature range); $V_{SS} = 0 V$; 2.7 V < $V_{CC <}$ 5.5 V; -L range.

Table 14-3. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and $\overrightarrow{\text{PSEN}}$ signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded.

	-M	-V	-L
Port 0	100	50	100
Port 1, 2, 3	80	50	80
ALE / PSEN	100	30	100

Table 14-3. Load Capacitance versus speed range, in pF

Table 8-5., Table 8-8. and Table 8-11. give the description of each AC symbols.

Table 14-6., Table 14-9. and Table 14-12. give for each range the AC parameter.

Symbol	Туре	Standard Clock	X2 Clock	-М	-V	-L	Units
T _{RLRH}	Min	6 T - x	3 T - x	20	15	25	ns
T _{WLWH}	Min	6 T - x	3 T - x	20	15	25	ns
T _{RLDV}	Мах	5 T - x	2.5 T - x	25	23	30	ns
T _{RHDX}	Min	х	х	0	0	0	ns
T _{RHDZ}	Мах	2 T - x	T - x	20	15	25	ns
T _{LLDV}	Мах	8 T - x	4T -x	40	35	45	ns
T _{AVDV}	Мах	9 T - x	4.5 T - x	60	50	65	ns
T _{LLWL}	Min	3 T - x	1.5 T - x	25	20	30	ns
T _{LLWL}	Мах	3 T + x	1.5 T + x	25	20	30	ns
T _{AVWL}	Min	4 T - x	2 T - x	25	20	30	ns
T _{QVWX}	Min	T - x	0.5 T - x	15	10	20	ns
T _{QVWH}	Min	7 T - x	3.5 T - x	15	10	20	ns
T _{WHQX}	Min	T - x	0.5 T - x	10	8	15	ns
T _{RLAZ}	Мах	x	х	0	0	0	ns
T _{WHLH}	Min	T - x	0.5 T - x	15	10	20	ns
T _{WHLH}	Max	T + x	0.5 T + x	15	10	20	ns

Table 14-10. AC Parameters for a Variable Clock: derating formula

14.5.3 External Data Memory Write Cycle




Figure 14-7. External Data Memory Write Cycle





14.5.4 External Data Memory Read Cycle




Figure 14-8. External Data Memory Read Cycle

Table 14-11.	Serial Port Timing -	Shift Register Mode
--------------	----------------------	---------------------

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid

Table 14-12. AC Parameters for a Fix Clock

Speed		M MHz	X2 n	MHz	standard	V mode 40 Hz	20	L node MHz z equiv.		L d mode MHz	Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
T _{XLXL}	300		200		300		300		400		ns
Т _{QVHX}	200		117		200		200		283		ns
T _{XHQX}	30		13		30		30		47		ns
T _{XHDX}	0		0		0		0		0		ns
T _{XHDV}		117		34		117		117		200	ns



15. Ordering Information

Part Number ⁽³⁾	Memory Size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing						
TS80C31X2-MCA												
TS80C31X2-MCB	-											
TS80C31X2-MCC												
TS80C31X2-MCE												
TS80C31X2-LCA												
TS80C31X2-LCB												
TS80C31X2-LCC												
TS80C31X2-LCE												
TS80C31X2-VCA												
TS80C31X2-VCB	1											
TS80C31X2-VCC	1											
TS80C31X2-VCE			OB	SOLETE								
TS80C31X2-MIA												
TS80C31X2-MIB												
TS80C31X2-MIC												
TS80C31X2-MIE												
TS80C31X2-LIA												
TS80C31X2-LIB												
TS80C31X2-LIC												
TS80C31X2-LIE												
TS80C31X2-VIA												
TS80C31X2-VIB												
TS80C31X2-VIC												
TS80C31X2-VIE												
AT80C31X2-3CSUM	ROMLess	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	PDIL40	Stick						
AT80C31X2-SLSUM	ROMLess	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	PLCC44	Stick						
AT80C31X2-RLTUM	ROMLess	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	VQFP44	Tray						
AT80C31X2-3CSUL	ROMLess	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	PDIL40	Stick						
AT80C31X2-SLSUL	ROMLess	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	PLCC44	Stick						
AT80C31X2-RLTUL	ROMLess	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	VQFP44	Tray						

AT/TS80C31X2

Part Number ⁽³⁾	Memory Size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
AT80C31X2-3CSUV	ROMLess	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	PDIL40	Stick
AT80C31X2-SLSUV	ROMLess	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	PLCC44	Stick
AT80C31X2-RLTUV	ROMLess	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	VQFP44	Tray

Notes: 1. 20 MHz in X2 Mode.

2. Tape and Reel available for SL, PQFP and RL packages.

3. 30 MHz in X2 Mode.

