



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Details	
Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40/20MHz
Connectivity	UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-VQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/atmel/at80c31x2-rltum

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2. Block Diagram





EA	31	35	29	Ι	External Access Enable: \overline{EA} must be externally held low to enable the device to fetch code from external program memory locations.
XTAL1	19	21	15	Ι	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock
					generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier

6. TS80C31X2 Enhanced Features

In comparison to the original 80C31, the TS80C31X2 implements some new features, which are:

- The X2 option.
- The Dual Data Pointer.
- The 4 level interrupt priority system.
- The power-off flag.
- The ONCE mode.
- Enhanced UART

6.1 X2 Feature

The TS80C31X2 core needs only 6 clock periods per machine cycle. This feature called "X2" provides the following advantages:

- Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
- Save power consumption while keeping same CPU power (oscillator power saving).
- Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes.
- Increase CPU power by 2 while keeping same crystal frequency.

In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software.

6.1.1 Description

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 6-1. shows the clock generation block diagram. X2 bit is validated on XTAL1÷2 rising edge to avoid glitches when switching from X2 to STD mode. Figure 6-2. shows the mode switching waveforms.

Figure 6-1. Clock Generation Diagram









Figure 6-2. Mode Switching Waveforms



The X2 bit in the CKCON register (See Table 6-1.) allows to switch from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode).

CAUTION

In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (UART, timers) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate.

Table 6-1. CKCON Register

CKCON - Clock Control Register (8Fh)

7	6	6 5 4 3		6 5		1	0		
-	-	-	-	-	-	-	X2		
Bit Number	Bit Mnemonic			Descrip	tion				
7	-	Reserved The value read from the	nis bit is indetermir	ate. Do not set this b	vit.				
6	-	Reserved The value read from the	nis bit is indetermir	ate. Do not set this b	vit.				
5	-	Reserved The value read from the	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	-	Reserved The value read from the	nis bit is indetermir	ate. Do not set this b	it.				
3	-	Reserved The value read from the	Reserved The value read from this bit is indeterminate. Do not set this bit.						
2	-	Reserved The value read from the	Reserved The value read from this bit is indeterminate. Do not set this bit.						
1	-	Reserved The value read from the	Reserved The value read from this bit is indeterminate. Do not set this bit.						
0	X2	CPU and peripheral Clear to select 12 cloc Set to select 6 clock p	k periods per mac						

Reset Value = XXXX XXX0b

Not bit addressable

For further details on the X2 feature, please refer to ANM072 available on the web (http://www.atmel-wm.com)

9. TS80C31X2 Serial I/O Port


The serial I/O port in the TS80C31X2 is compatible with the serial I/O port in the 80C31. It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates


Serial I/O port includes the following enhancements:

- Framing error detection
- · Automatic address recognition

9.1 Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 9-1).





When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 9-3.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 9-2. and Figure 9-3.).











Figure 9-3. UART Timings in Modes 2 and 3



9.2 Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).

9.3 Given Address

Each device has an individual address that is specified in SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed.

To address a device by its individual address, the SADEN mask byte must be 1111 1111b. For example:

SADDR	0101 0110b
SADEN	<u>1111 1100b</u>
Given	0101 01XXb

The following is an example of how to use given addresses to address different slaves:

Slave A:	SADDR <u>SADEN</u> Given	1111 0001b <u>1111 1010b</u> 1111 0X0Xb
Slave B:	SADDR <u>SADEN</u> Given	1111 0011b <u>1111 1001b</u> 1111 0XX1b

Slave C:	SADDR	1111 0010b
	SADEN	<u>1111 1101b</u>
	Given	1111 00X1b

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b). For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves

B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

9.4 Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

 SADDR
 0101 0110b

 SADEN
 1111 1100b

 Broadcast = SADDR OR SADEN
 1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:	SADDR <u>SADEN</u> Broadcast	1111 0001b <u>1111 1010b</u> 1111 1X11b,
Slave B:	SADDR <u>SADEN</u> Broadcast	1111 0011b <u>1111 1001b</u> 1111 1X11B,
Slave C:	SADDR= <u>SADEN</u> Broadcast	1111 0010b <u>1111 1101b</u> 1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

9.5 Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

Table 9-1. SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable





Table 9-2. SADDR - Slave Address Register (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

AT/TS80C31X2

7	6	5	4	3	2	1	0
FE/SM0	SM1	SM2	REN	TB8	RB8	ТІ	RI
Bit Number	Bit Mnemonic	Description					
7	FE	Framing Error bit (SI Clear to reset the erro Set by hardware when SMOD0 must be set t	r state, not cleared an invalid stop bit	is detected.			
	SM0	Serial port Mode bit Refer to SM1 for seria SMOD0 must be clear	I port mode selection				
6	SM1	Serial port Mode bit SM0 SM1 Mode 0 0 0 0 1 1 1 0 2 1 1 3	DescriptionBauShift RegisterF_XTJ8-bit UARTVari9-bit UARTF_XTJ	<u>ud Rate</u> _{AL} /12 (/6 in X2 mode iable _{AL} /64 or F _{XTAL} /32 (/32 iable			
5	SM2	Serial port Mode 2 b Clear to disable multip Set to enable multipro cleared in mode 0.	processor communi	cation feature.		ally mode 1. This b	bit should be
4	REN	Reception Enable bi Clear to disable serial Set to enable serial re	reception.				
3	TB8	Transmitter Bit 8 / Nin Clear to transmit a log Set to transmit a logic	ic 0 in the 9th bit.	modes 2 and 3.			
2	RB8	Receiver Bit 8 / Nintl Cleared by hardware Set by hardware if 9th In mode 1, if SM2 = 0	if 9th bit received is bit received is a log	a logic 0. gic 1.	RB8 is not used.		
1	ті	Transmit Interrupt fla Clear to acknowledge Set by hardware at the	interrupt.	time in mode 0 or at	he beginning of the	stop bit in the othe	er modes.
0	RI	Receive Interrupt fla Clear to acknowledge Set by hardware at the	interrupt.	time in mode 0, see	Figure 9-2. and Fig	ure 9-3. in the othe	er modes.

Reset Value = 0000 0000b Bit addressable






Table 10-4. IPH Register -- IPH - Interrupt Priority High Register (B7h)

7	6	-	5	4	3	2	1	0
-	-		-	PSH	PT1H	PX1H	РТОН	РХОН
Bit Number	Bit Mnemonic				Descrip	otion		
7	-	Reserv The val		from this bit is in	determinate. Do	o not set this bit		
6	-	Reserv The val		from this bit is in	determinate. Do	o not set this bit		
5	-	Reserv The val		from this bit is in	determinate. Do	o not set this bit		
4	PSH	Serial p <u>PSH</u> 0 1 1	<u>PS</u> 0 1 0	rity High bit <u>Priority Level</u> Lowest Highest				
3	PT1H	Timer 1 <u>PT1H</u> 0 0 1 1	<u>PT1</u> 0 1 0	w interrupt Priorit <u>Priority Level</u> Lowest Highest	y High bit			
2	PX1H	Externa <u>PX1H</u> 0 1 1	<u>PX1</u> 0 1 0	pt 1 Priority High <u>Priority Level</u> Lowest Highest	bit			
1	РТОН	Timer 0 <u>PT0H</u> 0 1 1	<u>PT0</u> 0 1 0	w interrupt Priorit <u>Priority Level</u> Lowest Highest	y High bit			
0	РХОН	Externa <u>PX0H</u> 0 1 1	<u>PX0</u> 0 1 0	pt 0 Priority High <u>Priority Level</u> Lowest Highest	bit			

Reset Value = XXX0 0000b Not bit addressable



Figure 11-1. Power-Down Exit Waveform



Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content.

Note: NOTE: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

 Table 11-1.
 The state of ports during idle and power-down modes

12. ONCE[™] Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using TS80C31X2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C31X2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and PSEN is high.
- Hold ALE low as RST is deactivated.

While the TS80C31X2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 26. shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

Table 12-1. External Pin Status during ONCE Mode

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1/2
Weak pull-up	Weak pull-up	Float	Weak pull-up	Weak pull-up	Weak pull-up	Active



Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
I _{CC} idle	Power Supply Current Maximum values, X1 mode: ⁽⁷⁾			0.25+0.3 Freq (MHz) @12MHz 3.9 @16MHz 5.1	mA	$V_{CC} = 5.5 \ V^{(2)}$

14.4 DC Parameters for Low Voltage


 $\begin{array}{l} T_{A}=0^{\circ}C \text{ to } +70^{\circ}C; \ V_{SS}=0 \ V; \ V_{CC}=2.7 \ V \ \text{to } 5.5 \ V\pm10\%; \ F=0 \ \text{to } 30 \ \text{MHz}. \\ T_{A}=-40^{\circ}C \ \text{to } +85^{\circ}C; \ V_{SS}=0 \ V; \ V_{CC}=2.7 \ V \ \text{to } 5.5 \ V\pm10\%; \ F=0 \ \text{to } 30 \ \text{MHz}. \end{array}$

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	V	
V _{IH}	Input High Voltage except XTAL1, RST	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage, XTAL1, RST	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage, ports 1, 2, 3 (6)			0.45	V	I _{OL} = 0.8 mA ⁽⁴⁾
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN (6)			0.45	V	l _{OL} = 1.6 mA ⁽⁴⁾
V _{OH}	Output High Voltage, ports 1, 2, 3	0.9 V _{CC}			V	I _{OH} = -10 μA
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	0.9 V _{CC}			V	I _{OH} = -40 μA
I _{IL}	Logical 0 Input Current ports 1, 2 and 3			-50	μA	Vin = 0.45 V
Ι _{LI}	Input Leakage Current			±10	μA	$0.45 \text{ V} < \text{Vin} < \text{V}_{\text{CC}}$
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3			-650	μA	Vin = 2.0 V
R _{RST}	RST Pulldown Resistor	50	90 (5)	200	kΩ	
CIO	Capacitance of I/O Buffer			10	pF	Fc = 1 MHz TA = 25°C
I _{PD}	Power Down Current		20 ⁽⁵⁾ 10 ⁽⁵⁾	50 30	μΑ	V_{CC} = 2.0 V to 5.5 V ⁽³⁾ V_{CC} = 2.0 V to 3.3 V ⁽³⁾
I _{cc} under RESET	Power Supply Current Maximum values, X1 mode: (7)			1 + 0.2 Freq (MHz) @12MHz 3.4 @16MHz 4.2	mA	$V_{CC} = 3.3 V^{(1)}$
I _{CC} operating	Power Supply Current Maximum values, X1 mode: (7)			1 + 0.3 Freq (MHz) @12MHz 4.6 @16MHz 5.8	mA	$V_{\rm CC} = 3.3 \ V^{(8)}$
l _{cc} idle	Power Supply Current Maximum values, X1 mode: (7)			0.15 Freq (MHz) + 0.2 @12MHz 2 @16MHz 2.6	mA	$V_{CC} = 3.3 V^{(2)}$

Table 14-2. DC Parameters for Low Voltage


Note: 1. I_{CC} under reset is measured with all output pins disconnected; XTAL1 driven with T_{CLCH}, T_{CHCL} = 5 ns (see Figure 14-5.), $V_{IL} = V_{SS} + 0.5 V$,






All other pins are disconnected.

Figure 14-2. Operating I_{CC} Test Condition



All other pins are disconnected.

Figure 14-3. I_{CC} Test Condition, Idle Mode



All other pins are disconnected.

Figure 14-4. I_{CC} Test Condition, Power-Down Mode








Figure 14-5. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes

14.5 AC Parameters

14.5.1 Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example: T_{AVLL} = Time for Address Valid to ALE Low. T_{LLPL} = Time for ALE Low to PSEN Low.

TA = 0 to +70°C (commercial temperature range); $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; -M and -V ranges. TA = -40°C to +85°C (industrial temperature range); $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; -M and -V ranges.

TA = 0 to +70°C (commercial temperature range); $V_{SS} = 0 V$; 2.7 V < $V_{CC <}$ 5.5 V; -L range. TA = -40°C to +85°C (industrial temperature range); $V_{SS} = 0 V$; 2.7 V < $V_{CC <}$ 5.5 V; -L range.

Table 14-3. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and $\overrightarrow{\text{PSEN}}$ signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded.

	-M	-V	-L
Port 0	100	50	100
Port 1, 2, 3	80	50	80
ALE / PSEN	100	30	100

Table 14-3. Load Capacitance versus speed range, in pF

Table 8-5., Table 8-8. and Table 8-11. give the description of each AC symbols.

Table 14-6., Table 14-9. and Table 14-12. give for each range the AC parameter.

14.5.2 External Program Memory Read Cycle




Figure 14-6. External Program Memory Read Cycle

Table 14-8.	External Data Me	emory Characteristics
-------------	------------------	-----------------------

Symbol	Parameter				
T _{RLRH}	RD Pulse Width				
T _{WLWH}	WR Pulse Width				
T _{RLDV}	RD to Valid Data In				
T _{RHDX}	Data Hold After RD				
T _{RHDZ}	Data Float After RD				
T _{LLDV}	ALE to Valid Data In				
T _{AVDV}	Address to Valid Data In				
T _{LLWL}	ALE to WR or RD				
T _{AVWL}	Address to WR or RD				
T _{QVWX}	Data Valid to WR Transition				
T _{QVWH}	Data set-up to WR High				
T _{WHQX}	Data Hold After WR				
T _{RLAZ}	RD Low to Address Float				
T _{WHLH}	RD or WR High to ALE high				





14.5.4 External Data Memory Read Cycle




Figure 14-8. External Data Memory Read Cycle

Table 14-11.	Serial Port Timing -	Shift Register Mode
--------------	----------------------	---------------------

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid

Table 14-12. AC Parameters for a Fix Clock

Speed		M MHz	X2 n	MHz	standard	V mode 40 Hz	20	L node MHz z equiv.		L d mode MHz	Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
T _{XLXL}	300		200		300		300		400		ns
Т _{QVHX}	200		117		200		200		283		ns
T _{XHQX}	30		13		30		30		47		ns
T _{XHDX}	0		0		0		0		0		ns
T _{XHDV}		117		34		117		117		200	ns

Symbol	Туре	Standard Clock	X2 Clock	-M	-V	۰L	Units
T _{XLXL}	Min	12 T	6 T				ns
T _{QVHX}	Min	10 T - x	5 T - x	50	50	50	ns
T _{XHQX}	Min	2 T - x	T - x	20	20	20	ns
T _{XHDX}	Min	х	х	0	0	0	ns
T _{XHDV}	Max	10 T - x	5 T- x	133	133	133	ns

Table 14-13. AC Parameters for a Variable Clock: derating formula

14.5.5 Shift Register Timing Waveforms




Figure 14-9. Shift Register Timing Waveforms

Table 14-14.	External Clock Drive Characteristics (XTAL1)
--------------	--

Symbol	Parameter	Min	Мах	Units
T _{CLCL}	Oscillator Period	25		ns
T _{CHCX}	High Time	5		ns
T _{CLCX}	Low Time	5		ns
T _{CLCH}	Rise Time		5	ns
T _{CHCL}	Fall Time		5	ns
T _{CHCX} /T _{CLCX}	Cyclic ratio in X2 mode	40	60	%





14.5.6 External Clock Drive Waveforms




Figure 14-10. External Clock Drive Waveforms

14.5.7 AC Testing Input/Output Waveforms




Figure 14-11. AC Testing Input/Output Waveforms

AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min for a logic "1" and V_{IL} max for a logic "0".

14.5.8 Float Waveforms




Figure 14-12. Float Waveforms

For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.

14.5.9 Clock Waveforms

Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by two.




Figure 14-13. Clock Waveforms

This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ($T_A=25^{\circ}C$ fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

