



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1111jhn33-103e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

Type number	Package									
	Name	Description	Version							
LPC1114FHI33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a							
LPC1114FHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 5 \times 5 \times 0.85 mm	n/a							
LPC1114JHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a							
LPC1114FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a							
LPC1114JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a							
LPC1114FHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a							
LPC1114JHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a							
LPC1114FHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a							
LPC1114JHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a							
LPC1113FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1113FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1113FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1113JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1114FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1114FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1114FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1114JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1114FBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1114JBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1114FBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1114JBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2							
LPC1115FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2							

Table 1. Ordering information ...continued

32-bit ARM Cortex-M0 microcontroller

Type number	Package								
	Name	Description	Version						
LPC1115JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2						
LPC1115FET48/303	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body $4.5 \times 4.5 \times 0.7 \mbox{ mm}$	SOT1155-2						
LPC1115JET48/303	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body $4.5 \times 4.5 \times 0.7 \mbox{ mm}$	SOT1155-2						

Table 1. Ordering information ...continued

4.1 Ordering options

Table 2. Ordering options

Type number	Series	Flash	Total SRAM	Power profiles	UART	l ² C/ Fast+	SPI	ADC channel	GPIO	Package	Temp <u>^[1]</u>
LPC1110					1.	1.	1.	1_			-
LPC1110FD20	LPC1100L	4 kB	1 kB	yes	1	1	1	5	16	SO20	F
LPC1111		1	1	1	1	1	T	1	1	1	
LPC1111FDH20/002	LPC1100L	8 kB	2 kB	yes	1	1	1	5	16	TSSOP20	F
LPC1111FHN33/101	LPC1100	8 kB	2 kB	no	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/102	LPC1100L	8 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/103	LPC1100XL	8 kB	2 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1111JHN33/103	LPC1100XL	8 kB	2 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1111FHN33/201	LPC1100	8 kB	4 kB	no	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/202	LPC1100L	8 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/203	LPC1100XL	8 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1111JHN33/203	LPC1100XL	8 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112											
LPC1112FD20/102	LPC1100L	16 kB	4 kB	yes	1	1	1	5	16	SO20	F
LPC1112FDH20/102	LPC1100L	16 kB	4 kB	yes	1	-	1	5	14	TSSOP20	F
LPC1112FDH28/102	LPC1100L	16 kB	4 kB	yes	1	1	1	6	22	TSSOP28	F
LPC1112FHN24/202	LPC1100L	16 kB	4 kB	yes	1	1	1	6	19	HVQFN24	F
LPC1112FHN33/101	LPC1100	16 kB	2 kB	no	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/102	LPC1100L	16 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/103	LPC1100XL	16 kB	2 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHN33/103	LPC1100XL	16 kB	2 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112FHN33/201	LPC1100	16 kB	4 kB	no	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/202	LPC1100L	16 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHN33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112FHI33/102	LPC1100L	16 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHI33/202	LPC1100L	16 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHI33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHI33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

Symbol	Pin TSSOP28/ DIP28		Start logic input	Туре	Reset state [1]	Description			
SWCLK/PIO0_10/	3	[3]	yes	I	I; PU	SWCLK — Serial wire clock.			
SCK0/ CT16B0_MAT2				I/O	-	PIO0_10 — General purpose digital input/output pin.			
011000_00012				I/O	-	SCK0 — Serial clock for SPI0.			
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.			
R/PIO0_11/ AD0/CT32B0_MAT3	4	<u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.			
				I/O	-	PIO0_11 — General purpose digital input/output pin.			
				I	-	AD0 — A/D converter, input 0.			
				0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.			
PIO1_0 to PIO1_9				I/O		Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.			
R/PIO1_0/ AD1/CT32B1_CAP0	9	[5]	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.			
				I/O	-	PIO1_0 — General purpose digital input/output pin.			
				I	-	AD1 — A/D converter, input 1.			
				I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.			
R/PIO1_1/ AD2/CT32B1_MAT0	10	[5]	no	0	I; PU	 R — Reserved. Configure for an alternate function in the IOCONFIG block. 			
				I/O	-	PIO1_1 — General purpose digital input/output pin.			
				I	-	AD2 — A/D converter, input 2.			
				0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.			
R/PIO1_2/ AD3/CT32B1_MAT1	11	[5]	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.			
				I/O	-	PIO1_2 — General purpose digital input/output pin.			
				I	-	AD3 — A/D converter, input 3.			
				0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.			
SWDIO/PIO1_3/	12	[5]	no	I/O	I; PU	SWDIO — Serial wire debug input/output.			
AD4/CT32B1_MAT2				I/O	-	PIO1_3 — General purpose digital input/output pin.			
				I	-	AD4 — A/D converter, input 4.			
				0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.			
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	13	<u>[5]</u>	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.			
				I	-	AD5 — A/D converter, input 5.			
				0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.			

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ... continued

32-bit ARM Cortex-M0 microcontroller

		0	-						
Symbol	Pin	Start logic input	Туре	Reset state [1]	Description				
SWCLK/PIO0_10/	29 <u>[3]</u>	yes	1	I; PU	SWCLK — Serial wire clock.				
SCK0/			I/O	-	PIO0_10 — General purpose digital input/output pin.				
CTTODU_WATZ			I/O	-	SCK0 — Serial clock for SPI0.				
			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.				
R/PIO0_11/ AD0/CT32B0_MAT3	32 ^[5]	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
			I/O	-	PIO0_11 — General purpose digital input/output pin.				
			I	-	AD0 — A/D converter, input 0.				
			0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.				
PIO1_0 to PIO1_11			I/O		Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.				
R/PIO1_0/ AD1/CT32B1_CAP0	33 <u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
			I/O	-	PIO1_0 — General purpose digital input/output pin.				
			I	-	AD1 — A/D converter, input 1.				
			I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.				
R/PIO1_1/ AD2/CT32B1_MAT0	34 <u>[5]</u>	no	0	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
			I/O	-	PIO1_1 — General purpose digital input/output pin.				
			1	-	AD2 — A/D converter, input 2.				
			0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.				
R/PIO1_2/ AD3/CT32B1_MAT1	35 <u>^[5]</u>	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
			I/O	-	PIO1_2 — General purpose digital input/output pin.				
			1	-	AD3 — A/D converter, input 3.				
			0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.				
SWDIO/PIO1_3/	39 <u>[5]</u>	no	I/O	I; PU	SWDIO — Serial wire debug input/output.				
AD4/CT32B1_MAT2			I/O	-	PIO1_3 — General purpose digital input/output pin.				
			1	-	AD4 — A/D converter, input 4.				
			0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.				
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	40[5]	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.				
			I	-	AD5 — A/D converter, input 5.				
			0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.				
PIO1_5/RTS/	45 <u>[3]</u>	no	I/O	I; PU	PIO1_5 — General purpose digital input/output pin.				
C132BU_CAPU			0	-	RTS — Request To Send output for UART.				
			I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.				
LPC111X			All information p	provided in this	s document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.				

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ... continued

Product data sheet

32-bit ARM Cortex-M0 microcontroller

Symbol	LQFP48	TFBGA48	Start logic input	Туре	Reset state [1]	Description		
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	40[5]	A6[5]	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.		
				I	-	AD5 — A/D converter, input 5.		
				0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.		
PIO1_5/RTS/	45 <u>[3]</u>	A3 <u>[3]</u>	no	I/O	I; PU	PIO1_5 — General purpose digital input/output pin.		
CT32B0_CAP0				0	-	RTS — Request To Send output for UART.		
				I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.		
PIO1_6/RXD/	46 <u>[3]</u>	B3 <u>[3]</u>	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.		
CT32B0_MAT0				I	-	RXD — Receiver input for UART.		
				0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.		
PIO1_7/TXD/	47 <u>[3]</u>	B2[3]	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.		
CT32B0_MAT1				0	-	TXD — Transmitter output for UART.		
				0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.		
PIO1_8/	9 <u>[3]</u>	F2 ^[3]	no	I/O	I; PU	PIO1_8 — General purpose digital input/output pin.		
CT16B1_CAP0				I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.		
PIO1_9/	17 <u>[3]</u>	G4 <u>[3]</u>	no	I/O	I; PU	PIO1_9 — General purpose digital input/output pin.		
CT16B1_MAT0/				0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.		
MOSII				I/O	-	MOSI1 — Master Out Slave In for SPI1.		
PIO1_10/AD6/	30 <u>[5]</u>	E8[5]	no	I/O	I; PU	PIO1_10 — General purpose digital input/output pin.		
CT16B1_MAT1/				I	-	AD6 — A/D converter, input 6.		
MISO1				0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.		
				I/O	-	MISO1 — Master In Slave Out for SPI1.		
PIO1_11/AD7/	42 <u>[5]</u>	A5 <u>[5]</u>	no	I/O	I; PU	PIO1_11 — General purpose digital input/output pin.		
CT32B1_CAP1				I	-	AD7 — A/D converter, input 7.		
				I	-	CT32B1_CAP1 — Capture input 1 for 32-bit timer 1.		
PIO2_0 to PIO2_11				I/O		Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.		
PIO2_0/DTR/SSEL1	2 ^[3]	B1 <u>[3]</u>	no	I/O	I; PU	PIO2_0 — General purpose digital input/output pin.		
				0	-	DTR — Data Terminal Ready output for UART.		
				I/O	-	SSEL1 — Slave Select for SPI1.		
PIO2_1/DSR/SCK1	13 <u>[3]</u>	H1[3]	no	I/O	I; PU	PIO2_1 — General purpose digital input/output pin.		
				I	-	DSR — Data Set Ready input for UART.		
				I/O	-	SCK1 — Serial clock for SPI1.		

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ... continued

32-bit ARM Cortex-M0 microcontroller

- Optional conversion on transition of input pin or timer match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

7.12 General purpose external event counter/timers

The LPC1110/11/12/13/14/15 include two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes up to two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.12.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- Up to two capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.
- Four match registers per timer that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.

7.13 System tick timer

The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

7.14 Watchdog timer (LPC1100 series, LPC111x/101/201/301)

Remark: The watchdog timer without windowed features is available on parts LPC111x/101/201/301.

The purpose of the watchdog is to reset the microcontroller within a selectable time period.

7.14.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.

32-bit ARM Cortex-M0 microcontroller

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

7.16.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is \pm 40 %.

7.16.2 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The PLL output frequency must be lower than 100 MHz. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.16.3 Clock output

The LPC1110/11/12/13/14/15 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.16.4 Wake-up process

The LPC1110/11/12/13/14/15 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the system oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

7.16.5 Power control

The LPC1110/11/12/13/14/15 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.16.5.1 Power profiles (LPC1100L and LPC1100XL series only)

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1110/11/12/13/14/15 for one of the following power modes:

32-bit ARM Cortex-M0 microcontroller

- Default mode corresponding to power configuration after reset.
- CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock.

7.16.5.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

7.16.5.3 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut down. As an exception, the user has the option to keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection. Deep-sleep mode allows for additional power savings.

Up to 13 pins total serve as external wake-up pins to the start logic to wake up the chip from Deep-sleep mode.

Unless the watchdog oscillator is selected to run in Deep-sleep mode, the clock source should be switched to IRC before entering Deep-sleep mode, because the IRC can be switched on and off glitch-free.

7.16.5.4 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip with the exception of the WAKEUP pin. The LPC1110/11/12/13/14/15 can wake up from Deep power-down mode via the WAKEUP pin.

A LOW-going pulse as short as 50 ns wakes up the part from Deep power-down mode.

When entering Deep power-down mode, an external pull-up resistor is required on the WAKEUP pin to hold it HIGH. The RESET pin must also be held HIGH to prevent it from floating while in Deep power-down mode.

7.17 System control

7.17.1 Start logic

The start logic connects external pins to corresponding interrupts in the NVIC. Each pin shown in <u>Table 8</u> to <u>Table 9</u> as input to the start logic has an individual interrupt in the NVIC interrupt vector table. The start logic pins can serve as external interrupt pins when the chip is running. In addition, an input signal on the start logic pins can wake up the chip from Deep-sleep mode when all clocks are shut down.

32-bit ARM Cortex-M0 microcontroller

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the *LPC111x user manual*.

7.17.5 APB interface

The APB peripherals are located on one APB bus.

7.17.6 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main static RAM, and the Boot ROM.

7.17.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs serve as external interrupts (see <u>Section 7.17.1</u>).

7.18 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported.

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
I _{OL}	LOW-level output current	V _{OL} = 0.4 V; I ² C-bus pins configured as Fast-mode Plus pins	20	-	-	mA	
		$2.5~V \leq V_{DD} \leq 3.6~V$					
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}$		16	-	-	
ILI	input leakage current	$V_{I} = V_{DD}$	16]	-	2	4	μA
		V _I = 5 V		-	10	22	μA
Oscillator p	ins					I	I
V _{i(xtal)}	crystal input voltage			-0.5	1.8	1.95	V
V _{o(xtal)}	crystal output voltage			-0.5	1.8	1.95	V
Pin capacita	ance					I	U
C _{io}	input/output capacitance	pins configured for analog function		-	-	7.1	pF
		I ² C-bus pins (PIO0_4 and PIO0_5)		-	-	2.5	pF
		pins configured as GPIO		-	-	2.8	pF

Table 16. Static characteristics (LPC1100, LPC1100L series) ... continued

 $T_{amb} = -40 \,^{\circ}\text{C}$ to +85 $\,^{\circ}\text{C}$, unless otherwise specified.

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

 $[2] T_{amb} = 25 \ ^{\circ}C.$

[3] I_{DD} measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.

[4] IRC enabled; system oscillator disabled; system PLL disabled.

[5] BOD disabled.

[6] All peripherals disabled in the SYSAHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration block.

- [7] IRC disabled; system oscillator enabled; system PLL enabled.
- [8] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0x0000 18FF.
- [9] WAKEUP pin and RESET pin are pulled HIGH externally.
- [10] System oscillator enabled; IRC disabled; system PLL disabled.
- [11] Low-current mode PWR_LOW_CURRENT selected when running the set_power routine in the power profiles.

[12] Including voltage on outputs in 3-state mode.

- [13] V_{DD} supply voltage must be present.
- [14] 3-state outputs go into 3-state mode in Deep power-down mode.
- [15] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[16] To $V_{\text{SS}}.$

32-bit ARM Cortex-M0 microcontroller

10.5 Power consumption LPC1100 series (LPC111x/101/201/301)

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



32-bit ARM Cortex-M0 microcontroller





Product data sheet

LPC111X

77 of 127

32-bit ARM Cortex-M0 microcontroller





All information provided in this document is subject to legal disclaimers

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller





Product data sheet

32-bit ARM Cortex-M0 microcontroller

12.4 XTAL Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{X1} , C_{X2} , and C_{X3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{X1} and C_{X2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

12.5 Standard I/O pad configuration

Figure 51 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Digital output: Pseudo open-drain mode enable/disabled
- Analog input

32-bit ARM Cortex-M0 microcontroller



Fig 55. Package outline SOT360-1 (TSSOP20)

32-bit ARM Cortex-M0 microcontroller

14. Soldering



32-bit ARM Cortex-M0 microcontroller

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

19. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP Semiconductors N.V.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com