

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	16
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SO
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1112fd20-102-52





Table 3. Pin description overview

Part	Pin description table	Pinning diagram
LPC1114FHN33/203	Table 11	Figure 7
LPC1114JHN33/203	Table 11	Figure 7
LPC1114FHN33/301	Table 9	Figure 6
LPC1114FHN33/302	Table 9	Figure 6
LPC1114JHN33/303	Table 11	Figure 7
LPC1114FHN33/303	Table 11	Figure 7
LPC1114FHN33/333	Table 11	Figure 7
LPC1114JHN33/333	Table 11	Figure 7
LPC1114FHI33/302	Table 9	Figure 6
LPC1114FHI33/303	Table 11	Figure 7
LPC1114JHI33/303	Table 11	Figure 7
LPC1113FBD48/301	Table 8	Figure 3
LPC1113FBD48/302	Table 8	Figure 3
LPC1113FBD48/303	Table 10	Figure 4
LPC1113JBD48/303	Table 10	Figure 4
LPC1114FBD48/301	Table 8	Figure 3
LPC1114FBD48/302	Table 8	Figure 3
LPC1114FBD48/303	Table 10	Figure 4
LPC1114JBD48/303	Table 10	Figure 4
LPC1114FBD48/323	Table 10	Figure 4
LPC1114JBD48/323	Table 10	Figure 4
LPC1114FBD48/333	Table 10	Figure 4
LPC1114JBD48/333	Table 10	Figure 4
LPC1115FBD48/303	Table 10	Figure 4
LPC1115JBD48/303	Table 10	Figure 4
LPC1115FET48/303	Table 10	Figure 5
LPC1115JET48/303	Table 10	Figure 5






Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages)

Symbol	Pin TSSOP28/		Start logic input	Туре	_	Description
PIO0_0 to PIO0_11				I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0 23 일		[2]	yes	I	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	24	[3]	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	25	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
T16B0_CAP0			I/O	-	SSEL0 — Slave Select for SPI0.	
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	26	[3]	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	27	[4]	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).
				I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	5	[4]	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).
				I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	6	[3]	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	28	[3]	yes	I/O	I; PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).
				I	-	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ...continued

Symbol	Pin TSSOP28/ DIP28		Start logic input	Туре	Reset state [1]	Description
PIO1_5/RTS/	14	[3]	no	I/O	I; PU	PIO1_5 — General purpose digital input/output pin.
CT32B0_CAP0				0	-	RTS — Request To Send output for UART.
				I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/	15	[3]	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.
CT32B0_MAT0				I	-	RXD — Receiver input for UART.
				0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/	16	[3]	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1				0	-	TXD — Transmitter output for UART.
				0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_8/	17	[3]	no	I/O	I; PU	PIO1_8 — General purpose digital input/output pin.
CT16B1_CAP0				I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
PIO1_9/	18	[3]	no	I/O	I; PU	PIO1_9 — General purpose digital input/output pin.
CT16B1_MAT0				0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
V_{DD}	21		-		-	3.3 V supply voltage to the internal regulator and the external rail.
V_{DDA}	7		-	-	-	3.3 V supply voltage to the ADC. Also used as the ADC reference voltage.
XTALIN	20	[6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	19	[6]	-	0	-	Output from the oscillator amplifier.
V _{SS}	22		-		-	Ground.
V _{SSA}	8		-	-	-	Analog ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I²C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ...continued

Symbol	Pin	Start logic input	Туре	Reset state	Description			
PIO1_6/RXD/	46 ^[3]	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.			
CT32B0_MAT0			I	-	RXD — Receiver input for UART.			
			0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.			
PIO1_7/TXD/	47 <u>[3]</u>	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.			
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.			
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.			
PIO1_8/	9[3]	no	I/O	I; PU	PIO1_8 — General purpose digital input/output pin.			
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.			
PIO1_9/	17 ^[3]	no	I/O	I; PU	PIO1_9 — General purpose digital input/output pin.			
CT16B1_MAT0			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.			
PIO1_10/AD6/	30[5]	no	I/O	I; PU	PIO1_10 — General purpose digital input/output pin.			
CT16B1_MAT1			I	-	AD6 — A/D converter, input 6.			
			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.			
PIO1_11/AD7	42 ^[5]	no	I/O	I; PU	PIO1_11 — General purpose digital input/output pin.			
			I	-	AD7 — A/D converter, input 7.			
PIO2_0 to PIO2_11			I/O		Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.			
PIO2_0/DTR/SSEL1	2 ^[3]	no	I/O	I; PU	PIO2_0 — General purpose digital input/output pin.			
			0	-	DTR — Data Terminal Ready output for UART.			
			I/O	-	SSEL1 — Slave Select for SPI1.			
PIO2_1/DSR/SCK1	13 ^[3]	no	I/O	I; PU	PIO2_1 — General purpose digital input/output pin.			
			I	-	DSR — Data Set Ready input for UART.			
			I/O	-	SCK1 — Serial clock for SPI1.			
PIO2_2/DCD/MISO1	26 ^[3]	no	I/O	I; PU	PIO2_2 — General purpose digital input/output pin.			
			I	-	DCD — Data Carrier Detect input for UART.			
			I/O	-	MISO1 — Master In Slave Out for SPI1.			
PIO2_3/RI/MOSI1	38[3]	no	I/O	I; PU	PIO2_3 — General purpose digital input/output pin.			
			I	-	RI — Ring Indicator input for UART.			
			I/O	-	MOSI1 — Master Out Slave In for SPI1.			
PIO2_4	19 ^[3]	no I/O I; PU PIO2_2 — General purpose digital input/output pin. I - DCD — Data Carrier Detect input for UART. I/O - MISO1 — Master In Slave Out for SPI1. I/O I; PU PIO2_3 — General purpose digital input/output pin. I - RI — Ring Indicator input for UART. I/O - MOSI1 — Master Out Slave In for SPI1.						
PIO2_5	20[3]	no	I/O	I; PU	PIO2_5 — General purpose digital input/output pin.			
PIO2_6	1[3]	no	I/O	I; PU	PIO2_6 — General purpose digital input/output pin.			
PIO2_7	11[<u>3]</u>	no	I/O	I; PU	PIO2_7 — General purpose digital input/output pin.			
PIO2_8	12 ^[3]	no	I/O	I; PU	PIO2_8 — General purpose digital input/output pin.			
PIO2_9	24 ^[3]	no	I/O	I; PU	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1. J PIO1_9 — General purpose digital input/output pin. CT16B1_MAT0 — Match output 0 for 16-bit timer 1. J PIO1_10 — General purpose digital input/output pin. AD6 — A/D converter, input 6. CT16B1_MAT1 — Match output 1 for 16-bit timer 1. J PIO1_11 — General purpose digital input/output pin. AD7 — A/D converter, input 7. Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. J PIO2_0 — General purpose digital input/output pin. DTR — Data Terminal Ready output for UART. SSEL1 — Slave Select for SPI1. J PIO2_1 — General purpose digital input/output pin. DSR — Data Set Ready input for UART. SCK1 — Serial clock for SPI1. J PIO2_2 — General purpose digital input/output pin. DCD — Data Carrier Detect input for UART. MISO1 — Master In Slave Out for SPI1. J PIO2_3 — General purpose digital input/output pin. RI — Ring Indicator input for UART. MOSI1 — Master Out Slave In for SPI1. J PIO2_4 — General purpose digital input/output pin. J PIO2_5 — General purpose digital input/output pin. J PIO2_6 — General purpose digital input/output pin. J PIO2_7 — General purpose digital input/output pin. J PIO2_7 — General purpose digital input/output pin. J PIO2_8 — General purpose digital input/output pin. J PIO2_9 — General purpose digital input/output pin. J PIO2_9 — General purpose digital input/output pin.			
PIO2_10	25 ^[3]	no	I/O	I; PU	PIO2_10 — General purpose digital input/output pin.			
PIO2_11/SCK0	31[<u>3]</u>	no	I/O	I; PU	PIO2_11 — General purpose digital input/output pin.			
			I/O	-	SCK0 — Serial clock for SPI0.			

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

Symbol	Pin	Start logic input	Туре	Reset state	Description	
PIO1_7/TXD/	32[3]	no	I/O	I;PU	PIO1_7 — General purpose digital input/output pin.	
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.	
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.	
PIO1_8/	7 <u>[3]</u>	no	I/O	I;PU	PIO1_8 — General purpose digital input/output pin.	
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.	
PIO1_9/	12[3]	no	I/O	I;PU	PIO1_9 — General purpose digital input/output pin.	
CT16B1_MAT0			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.	
PIO1_10/AD6/	20[5]	no	I/O	I;PU	PIO1_10 — General purpose digital input/output pin.	
CT16B1_MAT1			I	-	AD6 — A/D converter, input 6.	
			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.	
PIO1_11/AD7	27 ^[5]	no	I/O	I;PU	PIO1_11 — General purpose digital input/output pin.	
			I	-	AD7 — A/D converter, input 7.	
PIO2_0					Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.	
PIO2_0/DTR	1[3]	no	I/O	I;PU	PIO2_0 — General purpose digital input/output pin.	
			0	-	DTR — Data Terminal Ready output for UART.	
PIO3_0 to PIO3_5					Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.	
PIO3_2	28 ^[3]	no	I/O	I;PU	PIO3_2 — General purpose digital input/output pin.	
PIO3_4	13 ^[3]	no	I/O	I;PU	PIO3_4 — General purpose digital input/output pin.	
PIO3_5	14[3]	no	I/O	I;PU	PIO3_5 — General purpose digital input/output pin.	
V_{DD}	6; 29	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.	
XTALIN	4 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.	
XTALOUT	5 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.	
V _{SS}	33	-	-	-	Thermal pad. Connect to ground.	

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for LPC111x/101/201/301, pins pulled up to full V_{DD} level on LPC111x/002/102/202/302 (V_{DD} = 3.3 V)); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see Figure 51).

LPC111X

Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

Symbol	Pin	Start logic input	Туре	Reset state	Description
V_{DD}	6; 29	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	4 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.
V _{SS}	33	-	-	-	Thermal pad. Connect to ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level (V_{DD} = 3.3 V)); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I²C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see <u>Figure 51</u>).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

7. Functional description

7.1 ARM Cortex-M0 processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption.

7.2 On-chip flash program memory

The LPC1110/11/12/13/14/15 contain 64 kB (LPC1115), 56 kB (LPC1114/333), 48 kB (LPC1114/323), 32 kB (LPC1114), 24 kB (LPC1113), 16 kB (LPC1112), 8 kB (LPC1111) or 4 kB (LPC1110) of on-chip flash memory.

7.3 On-chip SRAM

The LPC1110/11/12/13/14/15 contain a total of 8 kB, 4 kB, 2 kB, or 1 kB on-chip static RAM memory.


7.4 Memory map

The LPC1110/11/12/13/14/15 incorporate several distinct memory regions, shown in the following figures. Figure 14 shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 MB in size, and is divided to allow for up to 128 peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.

Following reset, the LPC1110/11/12/13/14/15 will operate from the Internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

See Figure 16 for an overview of the LPC1110/11/12/13/14/15 clock generation.



7.16.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC1110/11/12/13/14/15 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

7.16.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL.

LPC111X

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the *LPC111x user manual*.

7.17.5 APB interface

The APB peripherals are located on one APB bus.

7.17.6 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main static RAM, and the Boot ROM.

7.17.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs serve as external interrupts (see <u>Section 7.17.1</u>).

7.18 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported.

9. Thermal characteristics

The average chip junction temperature, T_j (°C), can be calculated using the following equation:

$$T_j = T_{amb} + (P_D \times R_{th(j-a)}) \tag{1}$$

- T_{amb} = ambient temperature (°C),
- R_{th(j-a)} = the package junction-to-ambient thermal resistance (°C/W)
- P_D = sum of internal and I/O power dissipation

The internal power dissipation is the product of I_{DD} and V_{DD} . The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

Table 13. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{j(max)}	maximum junction temperature		-	-	125	°C

Table 14. LPC111x/x01 Thermal resistance value (°C/W): ±15 %

HVQFN33		LQFP48			
θја		θја			
JEDEC (4.5 in × 4 in)		JEDEC (4.5 in × 4 in)			
0 m/s	40.4	0 m/s	82.1		
1 m/s	32.7	1 m/s	73.7		
2.5 m/s	28.3	2.5 m/s	68.2		
Single-layer (4.5 in × 3 in)		8-layer (4.5 in × 3 in)			
0 m/s	84.8	0 m/s	115.2		
1 m/s	61.6	1 m/s	94.7		
2.5 m/s	53.1	2.5 m/s	86.3		
θјс	20.3	θјс	29.6		
θјb	1.1	θjb	34.2		

Table 15. LPC111x/x02 Thermal resistance value (C/W): $\pm 15 \%$

HVQFN33		LQFP48	
θја		θја	
JEDEC (4.5 in × 4 in)		JEDEC (4.5 in × 4 in)	
0 m/s	40.8	0 m/s	83.3
1 m/s	33.1	1 m/s	74.9
2.5 m/s	28.7	2.5 m/s	69.4
Single-layer (4.5 in × 3 in)		8-layer (4.5 in × 3 in)	
0 m/s	85.2	0 m/s	116.3
1 m/s	62	1 m/s	96
2.5 m/s	53.5	2.5 m/s	87.5
θјс	17.9	θјс	28.3
θјb	1.5	θјЬ	35.5

Table 17. Static characteristics (LPC1100XL series) ... continued

 $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
Oscillator p	oins				<u> </u>	<u> </u>
V _{i(xtal)}	crystal input voltage		-0.5	1.8	1.95	V
V _{o(xtal)}	crystal output voltage		-0.5	1.8	1.95	V
Pin capacita	ance				,	,
C _{io}	input/output capacitance	pins configured for analog function	-	-	7.1	pF
		I ² C-bus pins (PIO0_4 and PIO0_5)	-	-	2.5	pF
		pins configured as GPIO	-	-	2.8	pF

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2] Low-current mode PWR_LOW_CURRENT selected when running the set_power routine in the power profiles.
- [3] $T_{amb} = 25 \, ^{\circ}C$.
- [4] IDD measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.
- [5] System oscillator enabled; IRC disabled; system PLL disabled.
- [6] BOD disabled.
- [7] All peripherals disabled in the SYSAHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration block.
- [8] IRC enabled; system oscillator disabled; system PLL disabled.
- [9] IRC disabled; system oscillator enabled; system PLL enabled.
- [10] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0x0000 18FF.
- [11] 105 °C spec applies only to parts with the J designator (e.g. LPC1115JET48).
- [12] WAKEUP pin and RESET pin are pulled HIGH externally.
- [13] Including voltage on outputs in 3-state mode.
- [14] V_{DD} supply voltage must be present.
- [15] 3-state outputs go into 3-state mode in Deep power-down mode.
- [16] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [17] To V_{SS}.


10.4 BOD static characteristics

Table 19. BOD static characteristics[1]

 $T_{amb} = 25$ °C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
threshold voltage	interrupt level 1					
		assertion	-	2.22	-	V
		de-assertion	-	2.35	-	V
		interrupt level 2				
		assertion	-	2.52	-	V
		de-assertion	-	2.66	-	V
		interrupt level 3				
		assertion	-	2.80	-	V
	de-assertion	-	2.90	-	V	
		reset level 0				
		assertion	-	1.46	-	V
		de-assertion	-	1.63	-	V
		reset level 1				
		assertion	-	2.06	-	V
		de-assertion	-	2.15	-	V
		reset level 2				
		assertion	-	2.35	-	V
		de-assertion	-	2.43	-	V
		reset level 3				
		assertion	-	2.63	-	V
		de-assertion	-	2.71	-	V


^[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *LPC111x user manual.*



Conditions: V_{DD} = 3.3 V; active mode entered executing code while(1) {} from flash; all peripherals disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL = 0x1F); all peripheral clocks disabled; internal pull-up resistors disabled; BOD disabled; low-current mode.

- (1) System oscillator and system PLL disabled; IRC enabled.
- (2) System oscillator and system PLL enabled; IRC disabled.

Fig 24. Active mode: Typical supply current I_{DD} versus temperature for different system clock frequencies (for LPC111x/002/102/202/302)



Conditions: $V_{DD} = 3.3 \text{ V}$; sleep mode entered from flash; all peripherals disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL = 0x1F); all peripheral clocks disabled; internal pull-up resistors disabled; BOD disabled; low-current mode.

- (1) System oscillator and system PLL disabled; IRC enabled.
- (2) System oscillator and system PLL enabled; IRC disabled.

Fig 25. Sleep mode: Typical supply current I_{DD} versus temperature for different system clock frequencies (for LPC111x/002/102/202/302)

LPC111X




Fig 35. CoreMark current consumption for different power modes using IRC

11. Dynamic characteristics


11.1 Power-up ramp conditions

Table 22. Power-up characteristics[1]

 $T_{amb} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _r	rise time	at $t = t_1$: $0 < V_1 \le 400 \text{ mV}$ [2]	0	-	500	ms
t _{wait}	wait time	[2][3]	12	-	-	μS
VI	input voltage	at $t = t_1$ on pin V_{DD}	0	-	400	mV

- [1] Does not apply to the LPC1100XL series (LPC111x/103/203/303/323/333).
- [2] See Figure 42.
- [3] The wait time specifies the time the power supply must be at levels below 400 mV before ramping up.



11.2 Flash memory

Table 23. Flash characteristics


 $T_{amb} = -40 \, ^{\circ}\text{C}$ to +105 $^{\circ}\text{C}$, unless otherwise specified. $T_{amb} = 85 \, ^{\circ}\text{C}$ for flash programming.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
N _{endu}	endurance]	[1]	10000	100000	-	cycles
t _{ret}	retention time	powered		10	-	-	years
		unpowered		20	-	-	years
t _{er}	erase time	sector or multiple consecutive sectors		95	100	105	ms
t _{prog}	programming time]	[2]	0.95	1	1.05	ms


- [1] Number of program/erase cycles.
- Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes. Flash programming operation temperature must not exceed T_{amb} = 85 °C.

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.



12.6 Reset pad configuration



LPC111X

17. Revision history

Table 34. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC111X v.9.2	20140326	Product data sheet	-	LPC111X v.9.1
Modifications:	must be pu		e RESET pin can b	deep power-down mode, this pin be left unconnected or be used eded. See <u>Section 6.2</u> .
	 Pin descrip Section 6.2 		en-drain I2C-bus pi	ns updated for clarity in
	Pin descrip	tion of the WAKEUP pin	updated for clarity	. See Section 6.2.
	LPC1113JF LPC1114JE		133/303, LPC1114J 48/323, LPC1113JE	BD48/333, LPC1112FHI33/102, BD48/303, LPC1113JHN33/303,
LPC111X v.9.1	20131213	Product data sheet	-	LPC111X v.9
Modifications:	• Table 17 "S	Static characteristics (LP	C1100XL series)":	
	Added I105 °C.		leep and Deep pov	ver-down modes @ 25 °C and
		Table note 11 "105 °C sp 4JHN33, LPC1115JBD4		
	 Updated 	d Table note 12 "WAKEL	JP pin and RESET	pin are pulled HIGH externally."
	• Table 16 "S	Static characteristics (LP	C1100, LPC1100L	series)":
	 Updated 	d Table note 9 "WAKEUI	P pin and RESET p	in are pulled HIGH externally."
LPC111X v.9	20131029	Product data sheet	-	LPC111X v.8.2
Modifications:		C1112JHl33/203, LPC11 ET48/303 parts.	14JHN33/333, LPC	1115JBD48/303, and
		$_{\text{clk}(H)}$ and $\mathrm{t_{clk}(L)}$ from Figure timing in SPI mode";		timing in SPI mode" and Figure ized.
	 Table 22 "F LPC1100X 	ower-up characteristics L series".	[1]": Added table no	ote "Does not apply to
LPC111X v.8.2	20130805	Product data sheet	-	LPC111X v.8.1
Modifications:	Added LPC	C1115FET48/303.		
LPC111X v.8.1	20130524	Product data sheet	-	LPC111X v.8
Modifications:	Table 4 thru	Table 11: Added "5 V t	olerant pad" to RES	SET/PIO0_0 table note.
	Added Sec	tion 9 "Thermal characte	eristics".	
	 SRAM size 	corrected for part LPC1	112FHN24/202 (4	kB). See Table 2.
LPC111X v.8	20130220	Product data sheet	-	LPC111X v.7.5
Modifications:	• Table 16 "S	Static characteristics" add	ded Pin capacitance	e section.
		state corrected for pins C1111/12/13/14 pin desc		5 (I; IA) in Table 11 "LPC1100XL N33 package)".
	 Table 12 "L 	imiting values" expande	d for clarity.	
	Table 19 " I added.	Power consumption at v	ery low frequencies	s using the watchdog oscillator"
	Added Sec	tion 12.2 "Use of ADC ir	nput trigger signals'	
		tion 12.8 "ADC effective		
LPC111X v.7.5	20121002	Product data sheet	-	LPC111X v.7.4

LPC111X