



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit
Speed	50MHz
Connectivity	FIFO, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	14
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 5x10b SAR
Oscillator Type	External, Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1112fdh20-102-5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

Type number	Package							
	Name	Description	Version					
LPC1112FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a					
LPC1112FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1112FHN24/202	HVQFN24	HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm	SOT616-3					
LPC1112FHI33/102	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a					
LPC1112FHI33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a					
LPC1112FHI33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a					
LPC1112JHI33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a					
LPC1112FHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1112JHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1112JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1112FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a					
LPC1113FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a					
LPC1113FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a					
LPC1113FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1113JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a					
LPC1113FHN33/301	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1113FHN33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1113FHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1113JHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114FHN33/301	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114FHN33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a					

Table 1. Ordering information ...continued

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller

6.2 Pin description

Table 4. LPC1100L series: LPC1110/11/12 pin description table (SO20 and TSSOP20 package with I²C-bus pins)

Symbol	Pin SO20/ TSSOP20		Start logic input	Туре	Reset state [1]	t Description	
PIO0_0 to PIO0_11				I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.	
RESET/PIO0_0	17	[2]	yes	I	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.	
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.	
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.	
PIO0_1/CLKOUT/ CT32B0_MAT2	18	[3]	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.	
				0	-	CLKOUT — Clockout pin.	
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.	
PIO0_2/SSEL0/	19	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.	
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.	
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.	
PIO0_4/SCL	20	[4]	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).	
				I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.	
PIO0_5/SDA	5	[4]	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).	
				I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.	
PIO0_6/SCK0	6	[3]	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.	
				I/O	-	SCK0 — Serial clock for SPI0.	
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.	
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI0.	
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.	
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.	
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.	
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.	
SWCLK/PIO0_10/	3	[3]	yes	I	I; PU	SWCLK — Serial wire clock.	
SCKU/ CT16B0 MAT2				I/O	-	PIO0_10 — General purpose digital input/output pin.	
				I/O	-	SCK0 — Serial clock for SPI0.	
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.	

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description		
PIO0_0 to PIO0_11					Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.		
RESET/PIO0_0	2 <u>[2]</u>	yes	1	I;PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.		
					In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.		
			I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.		
PIO0_1/CLKOUT/ CT32B0_MAT2	3 <u>[3]</u>	yes	I/O	I;PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.		
			0	-	CLKOUT — Clock out pin.		
			0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.		
PIO0_2/SSEL0/	8 <u>[3]</u>	yes	I/O	I;PU	PIO0_2 — General purpose digital input/output pin.		
CI16B0_CAP0			I/O	-	SSEL0 — Slave select for SPI0.		
			I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.		
PIO0_3	9 <u>[3]</u>	yes	I/O	I;PU	PIO0_3 — General purpose digital input/output pin.		
PIO0_4/SCL	10 <u>^[4]</u>	yes	I/O	I;IA	PIO0_4 — General purpose digital input/output pin (open-drain).		
			I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_5/SDA	11 <u>[4]</u>	yes	I/O	I;IA	PIO0_5 — General purpose digital input/output pin (open-drain).		
			I/O	-	SDA — I^2C -bus, open-drain data input/output. High-current sink only if I^2C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_6/SCK0	15 <u>[3]</u>	yes	I/O	I;PU	PIO0_6 — General purpose digital input/output pin.		
			I/O	-	SCK0 — Serial clock for SPI0.		
PIO0_7/CTS	16 <u>[3]</u>	yes	I/O	I;PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).		
			I	-	CTS — Clear To Send input for UART.		
PIO0_8/MISO0/	17 <u>[3]</u>	yes	I/O	I;PU	PIO0_8 — General purpose digital input/output pin.		
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.		
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.		
PIO0_9/MOSI0/	18 <u>[3]</u>	yes	I/O	I;PU	PIO0_9 — General purpose digital input/output pin.		
CT16B0_MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.		
			0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.		
SWCLK/PIO0_10/	19 <u>[3]</u>	yes	I	I;PU	SWCLK — Serial wire clock.		
SCK0/			I/O	-	PIO0_10 — General purpose digital input/output pin.		
CTTODU_WATZ			I/O	-	SCK0 — Serial clock for SPI0.		
			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.		

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package)

32-bit ARM Cortex-M0 microcontroller

		1			······································		
Symbol	Pin	Start logic input	Туре	Reset state [1]	Description		
R/PIO0_11/AD0/ CT32B0_MAT3	21 <u>5</u>	yes	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO0_11 — General purpose digital input/output pin.		
			I	-	AD0 — A/D converter, input 0.		
			0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.		
PIO1_0 to PIO1_11					Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.		
R/PIO1_0/AD1/ CT32B1_CAP0	22 <u>^[5]</u>	yes	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_0 — General purpose digital input/output pin.		
			I	-	AD1 — A/D converter, input 1.		
			I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.		
R/PIO1_1/AD2/ CT32B1_MAT0	23 <u>[5]</u>	no	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_1 — General purpose digital input/output pin.		
			I	-	AD2 — A/D converter, input 2.		
			0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.		
R/PIO1_2/AD3/ CT32B1_MAT1	24 <u>^[5]</u>	no	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_2 — General purpose digital input/output pin.		
			I	-	AD3 — A/D converter, input 3.		
			0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.		
SWDIO/PIO1_3/	25 <u>[5]</u>	no	I/O	I;PU	SWDIO — Serial wire debug input/output.		
AD4/CT32B1_MAT2			I/O	-	PIO1_3 — General purpose digital input/output pin.		
			I	-	AD4 — A/D converter, input 4.		
			0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.		
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	26 ^[5] no I/O I;PU PIO1_4 — General purpose digital input/output pid filter. In Deep power-down mode, this pin serves a power-down mode wake-up pin with 20 ns glitch filter HIGH externally before entering Deep power-down mode. A LOW-goi 50 ns wakes up the part		PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.				
			I	-	AD5 — A/D converter, input 5.		
			0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.		
PIO1_5/RTS/	30 <u>[3]</u>	no	I/O	I;PU	PIO1_5 — General purpose digital input/output pin.		
CT32B0_CAP0			0	-	RTS — Request To Send output for UART.		
			I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.		
PIO1_6/RXD/	31 <u>[3]</u>	no	I/O	I;PU	PIO1_6 — General purpose digital input/output pin.		
CT32B0_MAT0			I	-	RXD — Receiver input for UART.		
			0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.		

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

32-bit ARM Cortex-M0 microcontroller

Symbol	œ	448	Start	Туре	Reset	Description
	-QFP4	ſFBG∕	input		<u>[1]</u>	
PIO0_8/MISO0/	27 <u>[3]</u>	F8[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0			-	I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	28 <u>[3]</u>	F7 <u>[3]</u>	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWCLK/PIO0_10/	29 <u>[3]</u>	E7 <u>[3]</u>	yes	I	I; PU	SWCLK — Serial wire clock.
SCK0/				I/O	-	PIO0_10 — General purpose digital input/output pin.
CTIODU_WATZ				I/O	-	SCK0 — Serial clock for SPI0.
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	32 <u>[5]</u>	D8 <u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO0_11 — General purpose digital input/output pin.
				I	-	AD0 — A/D converter, input 0.
				0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_11				I/O		Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	33 <u>[5]</u>	C7 <u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_0 — General purpose digital input/output pin.
				I	-	AD1 — A/D converter, input 1.
				I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ 34 AD2/CT32B1_MAT0		C8[5]	no	0	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_1 — General purpose digital input/output pin.
				I	-	AD2 — A/D converter, input 2.
				0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	35 <u>^[5]</u>	B7 <u>[5]</u>	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_2 — General purpose digital input/output pin.
				I	-	AD3 — A/D converter, input 3.
				0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/	39 <u>[5]</u>	B6[5]	no	I/O	I; PU	SWDIO — Serial wire debug input/output.
AD4/CT32B1_MAT2				I/O	-	PIO1_3 — General purpose digital input/output pin.
				I	-	AD4 — A/D converter, input 4.
				0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ... continued

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description		
PIO1_7/TXD/	32 <u>[3]</u>	no	I/O	I;PU	PIO1_7 — General purpose digital input/output pin.		
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.		
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.		
PIO1_8/	7 <u>[3]</u>	no	I/O	I;PU	PIO1_8 — General purpose digital input/output pin.		
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.		
PIO1_9/	12 <u>[3]</u>	no	I/O	I;PU	PIO1_9 — General purpose digital input/output pin.		
CT16B1_MAT0/			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.		
MOSIT			I/O	-	MOSI1 — Master Out Slave In for SPI1		
PIO1_10/AD6/	20 <u>[5]</u>	no	I/O	I;PU	PIO1_10 — General purpose digital input/output pin.		
CT16B1_MAT1/			I	-	AD6 — A/D converter, input 6.		
MISOT			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.		
			I/O	-	MISO1 — Master In Slave Out for SPI1		
PIO1_11/AD7/ 27 ^[5]		no	I/O	I;PU	PIO1_11 — General purpose digital input/output pin.		
CT32B1_CAP1			I	-	AD7 — A/D converter, input 7.		
			I	-	CT32B1_CAP1 — Capture input 1 for 32-bit timer 1.		
PIO2_0					Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.		
PIO2_0/DTR/SSEL1	1 <u>[3]</u>	no	I/O	I;PU	PIO2_0 — General purpose digital input/output pin.		
			0	-	DTR — Data Terminal Ready output for UART.		
			I/O	-	SSEL1 — Slave Select for SPI1.		
PIO3_0 to PIO3_5					Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.		
PIO3_2/	28 <u>[3]</u>	no	I/O	I;PU	PIO3_2 — General purpose digital input/output pin.		
CT16B0_MAT2/			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.		
5011			I/O	-	SCK1 — Serial clock for SPI1.		
PIO3_4/	13 <u>[3]</u>	no	I/O	I;PU	PIO3_4 — General purpose digital input/output pin.		
CT16B0_CAP1/RXD			I	-	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.		
			I	-	RXD — Receiver input for UART.		
PIO3_5/	14 <u>[3]</u>	no	I/O	I;PU	PIO3_5 — General purpose digital input/output pin.		
CT16B1_CAP1/TXD			I	-	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.		
			0	-	TXD — Transmitter output for UART.		

Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

32-bit ARM Cortex-M0 microcontroller

7. Functional description

7.1 ARM Cortex-M0 processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption.

7.2 On-chip flash program memory

The LPC1110/11/12/13/14/15 contain 64 kB (LPC1115), 56 kB (LPC1114/333), 48 kB (LPC1114/323), 32 kB (LPC1114), 24 kB (LPC1113), 16 kB (LPC1112), 8 kB (LPC1111) or 4 kB (LPC1110) of on-chip flash memory.

7.3 On-chip SRAM

The LPC1110/11/12/13/14/15 contain a total of 8 kB, 4 kB, 2 kB, or 1 kB on-chip static RAM memory.

7.4 Memory map

The LPC1110/11/12/13/14/15 incorporate several distinct memory regions, shown in the following figures. Figure 14 shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 MB in size, and is divided to allow for up to 128 peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.

32-bit ARM Cortex-M0 microcontroller

- In the LPC1110/11/12/13/14/15, the NVIC supports 32 vectored interrupts including up to 13 inputs to the start logic from individual GPIO pins.
- Four programmable interrupt priority levels with hardware priority level masking.
- Software interrupt generation.

7.5.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

7.6 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1110/11/12/13/14/15 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

7.7.1 Features

- Bit level port registers allow a single instruction to set or clear any number of bits in one write operation.
- Direction control of individual bits.
- All I/O default to inputs with pull-ups enabled after reset with the exception of the I²C-bus pins PIO0_4 and PIO0_5.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin (except for pins PIO0_4 and PIO0_5).
- On the LPC1100, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 2.6 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.

32-bit ARM Cortex-M0 microcontroller

- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.10 I²C-bus serial I/O controller

The LPC1110/11/12/13/14/15 contain one I²C-bus controller.

Remark: Part LPC1112FDH20/102 does not contain the I²C-bus controller.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock Line (SCL) and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.10.1 Features

- The I²C-interface is a standard I²C-bus compliant interface with open-drain pins. The I²C-bus interface also supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- The I²C-bus controller supports multiple address recognition and a bus monitor mode.

7.11 10-bit ADC

The LPC1110/11/12/13/14/15 contain one ADC. It is a single 10-bit successive approximation ADC with eight channels.

7.11.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V_{DD}.
- 10-bit conversion time \ge 2.44 μ s (up to 400 kSamples/s).
- Burst conversion mode for single or multiple inputs.

32-bit ARM Cortex-M0 microcontroller

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

7.16.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is \pm 40 %.

7.16.2 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The PLL output frequency must be lower than 100 MHz. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.16.3 Clock output

The LPC1110/11/12/13/14/15 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.16.4 Wake-up process

The LPC1110/11/12/13/14/15 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the system oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

7.16.5 Power control

The LPC1110/11/12/13/14/15 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.16.5.1 Power profiles (LPC1100L and LPC1100XL series only)

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1110/11/12/13/14/15 for one of the following power modes:

32-bit ARM Cortex-M0 microcontroller

HVQFN33		LQFP48	LQFP48			
θја		θја	өја			
JEDEC (4.5 in × 4 in)		JEDEC (4.5 in × 4 in)				
0 m/s	40.8	0 m/s	83.3			
1 m/s	33.1	1 m/s	74.9			
2.5 m/s	28.7	2.5 m/s	69.4			
Single-layer (4.5 in × 3 in)		8-layer (4.5 in × 3 in)	8-layer (4.5 in × 3 in)			
0 m/s	85.2	0 m/s	116.3			
1 m/s	62	1 m/s	96			
2.5 m/s	53.5	2.5 m/s	87.5			
өјс	17.9	θјс	28.3			
θjb	1.5	θjb	35.5			

Table 15. LPC111x/x02 Thermal resistance value (C/W): ±15 %

32-bit ARM Cortex-M0 microcontroller

Table 16. Static characteristics (LPC1100, LPC1100L series) ... continued

 $T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I _{OZ}	OFF-state output current	$V_O = 0 V$; $V_O = V_{DD}$; on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [12][13] a digital function [14]	0	-	5.0	V
Vo	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage		0.4	-	-	V
V _{OH}	HIGH-level output voltage	$\begin{array}{l} \text{2.5 V} \leq \text{V}_{\text{DD}} \leq \text{3.6 V}; \\ \text{I}_{\text{OH}} = -20 \text{ mA} \end{array}$	$V_{DD}-0.4$	-	-	V
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V};$ $\text{I}_{\text{OH}} = -12 \text{ mA}$	$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}; \\ \text{I}_{OL} = 4 \text{ mA} \end{array}$	-	-	0.4	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V};$ $\text{I}_{\text{OL}} = 3 \text{ mA}$	-	-	0.4	V
I _{OH}	HIGH-level output current		20	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	12	-	-	mA
I _{OL}	LOW-level output current	$V_{OL} = 0.4 \text{ V}$ $2.5 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ [15]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 V$ $2.0 V \le V_{DD} \le 3.6 V$	-15	-50	-85	μΑ
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$	-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$	0	0	0	μA
I ² C-bus pins	s (PIO0_4 and PIO0_5)	1	<u> </u>			
V _{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.05V _{DD}	-	V
I _{OL}	LOW-level output current	$V_{OL} = 0.4$ V; l ² C-bus pins configured as standard mode pins	3.5	-	-	mA
		$2.5~V \leq V_{DD} \leq 3.6~V$				
		$1.8~V \leq V_{DD} < 2.5~V$	3	-	-	

32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller

10.6 Power consumption LPC1100L series (LPC111x/002/102/202/302)

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller

11.4 Internal oscillators

Table 25. Dynamic characteristic: internal oscillators

 $T_{amb} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C; 2.7 \ V \le V_{DD} \le 3.6 \ V.[1]$

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f _{osc(RC)}	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

Modifications: BOD level 0 for reset added in Table 15. LPC111X v.7.4 20120730 Product data sheet - LPC111X v.7.3 Modifications: Function SSEL1 added to pin PI2C. Din Figure 6: TeC1110XL series pin configuration HVQFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table and Figure 10. LPC111X v.7.3 20120706 Product data sheet - LPC111X v.7.2 Modifications: Corrected pinout for part LPC1112FHN24/202. Pin XTALOUT replaced by V_{DD}. See Table 6 and Figure 10. . LPC111X v.7.1 Modifications: For parameters IoL, V_{OL}, IoH, V_{OH}, changed conditions to 1.8 V ≤ V_{DD} < 2.5 V and 2.5 V ≤ V_{DD} < 3.6 V in Table 13). Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100XL series parts updated for parts with configurable open-drain mode. Added Section 9.5 "CoreMark data" Added IPC1100L series part added (LPC1112FHN24/202). WDOSc frequency range corrected. LPC111X v.7 D112012031 Product data sheet LPC1114 FH03/303, LPC1114FHN3/303, LPC1114FHN	Document ID	Release date	Data sheet status	Change notice	Supersedes		
LPC111X v.7.4 20120730 Product data sheet - LPC111X v.7.3 Modifications: + Function SSEL1 added to pin PIO2_0 in Figure 6 "LPC1100XL series pin configuration HUQFN33 package)". • BOD level 0 for reset and interrupt removed. LPC111X v.7.3 20120706 Product data sheet - LPC111X v.7.2 Modifications: • Corrected pinout for part LPC1112FHN24/202. Pin XTALOUT replaced by V _{DD} . See Table 6 and Figure 10. LPC111X v.7.2 20120706 Product data sheet - LPC111X v.7.1 Modifications: • Corrected pinout for part LPC1112FHN24/202. Pin XTALOUT replaced by V _{DD} . See Table 6 and Figure 10. • V ≤ V _{DD} ≤ 3.6 Vin Table 13). • Corrected added to general-purpose counter/timers (see Section 7.12; LPC1100XL series only). • • Figure 47 updated for parts with configurable open-drain mode. • Added Section 9.5 * CoreMark data" • Added ded PC1100L series part (LPC1112FHN24/202). • WDOSc frequency range corrected. LPC111X v.7.1 20120301 Product data sheet - LPC1110_11_12_13_14 v.6 Modifications: • Added HVCFN33 (Sc5) reflow soldering information. LPC1112FHN33/03.202.1PC1111FHN33/03.1PC1111FHN33/03.203.1PC11114FHN3/303.1PC11114FHN3/303.1PC1114FHN3/	Modifications:	BOD level 0 for	reset added in Table 15.	-			
Modifications: Function SSEL1 added to pin PIO2.0 in Figure 6 "LPC1100XL series pin configuration HVOFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVOFN33 package)". BOD level 0 for reset and interrupt removed. LPC111X v.7.3 20120706 Product data sheet Corrected pinout for part LPC1112FHN24/202. Pin XTALOUT replaced by Vpp. See Table 6 and Figure 10. LPC111X v.7.2 20120604 Product data sheet LPC111X v.7.1 Modifications: For parameters IoL. Voc. IoH. VoH. changed conditions to 1.8 V ≤ Vbp < 2.5 V and 2.5 V ≤ Vbp < 3.6 V in Table 13). Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100XL series part (LPC1112FHN24/202). WDOS0 frequency range corrected. LPC111X v.7.1 20120401 Product data sheet LPC1112 v.7 20120301 Product data sheet LPC1112 V.7 2011041FHN33/203, LPC1114FHN33/303, LPC1114FHN33/303, LPC1114FHN33/303, LPC1114FHN33/303, LPC1114FHN33/303, LPC1114FHN33/30	LPC111X v.7.4	20120730	Product data sheet	-	LPC111X v.7.3		
LPC111X v.7.3 20120706 Product data sheet - LPC111X v.7.2 Modifications: Corrected pinout for part LPC1112FHN24/202. Pin XTALOUT replaced by V_{DD}. See Table 6 and Figure 10. LPC111X v.7.2 20120604 Product data sheet - LPC111X v.7.1 Modifications: F or parameters I_{DL}, V_{OL}, I_{OH}, V_{OH}, changed conditions to 1.8 V ≤ V_{DD} < 2.5 V and 2.5 V ≤ V_{DD} < 3.6 V in Table 13). Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100X series only). Figure 47 updated for parts with configurable open-drain mode. Added LPC1100X series part (LPC1112FHN24/202). WDOSc frequency range corrected. LPC111X v.7.1 20120401 Product data sheet - LPC1110_11_12_13_14 v.6 Modifications: Added HVQFN33 (5x5) reflow soldering information. LPC1112 V.7 20120301 Product data sheet - LPC1111_12_13_14 v.6 Plotout data sheet LPC1112FHN33/03, LPC1114FHN33/03, LPC1114FHB33/03, LPC11114FHB33/03, LPC1114FHB33/03, LPC1114FHB33/03, LPC1114	Modifications:	Function SS HVQFN33" (HVQFN33 BOD level (SEL1 added to pin PIO2_ and Table 11 "LPC1100 package)".	0 in Figure 6 "LPC KL series: LPC111 emoved.	1100XL series pin configuration 1/12/13/14 pin description table		
Modifications: Corrected pinout for part LPC1112FHN24/202. Pin XTALOUT replaced by V_{DD}. See Table 6 and Figure 10. LPC111X v.7.2 20120604 Product data sheet LPC111X v.7.1 Modifications: For parameters I_{DL}, V_{DL}, I_{OH}, V_{OL}, I_{OH}, V_{OH}, changed conditions to 1.8 V ≤ V_{DD} < 2.5 V and 2.5 V < V_{DD} < 3.6 V in Table 13). Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100XL series only). Figure 47 updated for parts with configurable open-drain mode. Added Section 9.5 "CoreMark data" Added Section 9.5 "CoreMark data" Added LPC1100L series part (LPC1112FHN24/202). WDOSc frequency range corrected. LPC111X v.7.1 20120401 Product data sheet LPC111X v.7 20120301 Product data sheet LPC1112FHN32/03, LPC1114FHN33/03, LPC1114FHD48/033, LPC1114FHN33/03, LPC11114FHN33/03, LPC1114FHN33/03, LPC11114FHN33/03, LPC11	LPC111X v.7.3	20120706	Product data sheet	-	LPC111X v.7.2		
LPC111X v.7.220120604Product data sheetIPC111X v.7.1Modifications:For parameters I_{0L} , V_{0L} , I_{0H} , V_{0H} , changed conditions to $1.8 V \le V_{DD} < 2.5 V$ and $2.5 V \le V_{0D} < 3.6 V$ in Table 13).Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100XL series only).Figure 47 updated for parts with configurable open-drain mode.Added Section 9.5 "CoreMark data"Added LPC1100L series part (LPC1112FHN24/202).WDOSc frequency range corrected.LPC111X v.7.120120301Product data sheetLPC111X v.720120301Product data sheetLPC1112 V.720120301Product data sheetLPC1112 FHN33/203, LPC1114FHN33/203, LPC1114FHN43/203, LPC1114FHN43/203, LPC1114FHN43/203, LPC1114FHN43/203, LPC1114FHN43/203, LPC1114FHN43/203, LPC1114FHN43/203, LPC1114FHN43/203, LPC1114FHD48/303, LPC111	Modifications:	Corrected p Table 6 and	nout for part LPC1112F	HN24/202. Pin XT	ALOUT replaced by V _{DD} . See		
Modifications: For parameters I_{OL}, V_{OL}, I_{DH}, V_{OH}, changed conditions to 1.8 V ≤ V_{DD} < 2.5 V and 2.5 V ≤ V_{DD} ≤ 3.6 V in Table 13). Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100XL series only). Figure 47 updated for parts with configurable open-drain mode. Added Section 9.5 "CoreMark data" Added LPC1100L series part (LPC1112FHN24/202). WDOSc frequency range corrected. LPC111X v.7.1 Z0120401 Product data sheet LPC1110_11_12_13_14 v.6 Modifications: Added HVQFN33 (5x5) reflow soldering information. LPC111X v.7 Z0120301 Product data sheet LPC1112FHN33/203, LPC1114FHN33/03, LPC1114FHD34/303, LPC1114FHD48/303, LPC1114FHD48/303, LPC1114FHN33/203, LPC1114FHD48/303, LPC1114FHD48/302, LPC1114FHD48/303, LPC11114FHD48/303, LPC1114FHD48/303, LPC11114F	LPC111X v.7.2	20120604	Product data sheet	-	LPC111X v.7.1		
LPC111X v.7.1 20120401 Product data sheet - LPC111X v.7 Modifications: • Added HVQFN33 (5x5) reflow soldering information. LPC111X v.7 20120301 Product data sheet - LPC1110_11_12_13_14 v.6 Modifications: • LPC1100XL series parts added (LPC1111FHN33/103, LPC1111FHN33/203, LPC1113FBD48/303, LPC1112FHN33/203, LPC1113FBD48/303, LPC1114FBD48/303, LPC1114FDD48/303, LPC1114FDD48/303, LPC11114FBD48/303, LPC1114FDD48/302, and LPC1114FHI33/302 added. Modifications: • Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1114FDH28/102, LPC1112FDH20/102, LPC1112FDH20/102, LPC1114FDH20/002, LPC1112FD20/102 added. LPC1111_12_13_14 v.5 20110622 Product data sheet - LPC1111_12_13_14 v.4 Modifications: • ADC sampling frequency corrected in Table 7 (Table note 7). • Pull-up level specified in Table 3 to Table 4 and Section 7.7.1. • Parameter T _{cy(clk)} corrected on Table 17. • WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.12. •<	Modifications:	 For parameter V ≤ V_{DD} ≤ 3 Capture-cle LPC1100XL Figure 47 u Added Section Added LPC WDOSc free 	ters I _{OL} , V _{OL} , I _{OH} , V _{OH} , c 8.6 V in Table 13). ear feature added to gene - series only). pdated for parts with con tion 9.5 "CoreMark data" 1100L series part (LPC1 quency range corrected.	hanged condition eral-purpose coun figurable open-dra 112FHN24/202).	s to 1.8 V \leq V _{DD} < 2.5 V and 2.5 ter/timers (see Section 7.12; ain mode.		
Modifications: Added HVQFN33 (5x5) reflow soldering information. LPC111X v.7 20120301 Product data sheet - LPC1110_11_12_13_14 v.6 Modifications: LPC1110XL series parts added (LPC1111FHN33/103, LPC1113FBD48/303, LPC1113FHN33/203, LPC1113FHN33/203, LPC1113FBD48/303, LPC1113FHN33/203, LPC1114FBD48/303, LPC1111_2_13_14 v.5 Modifications: Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1114FDH28/102, LPC1112FDD20/102 added. Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1114FDH28/102, LPC1111FDH20/002, LPC1112FD20/102 added. LPC1111_12_13_14 v.5 20110622 Product data sheet - LPC1111_12_13_14 v.4 Modifications: ADC sampling frequency corrected in Table 7 (Table note 7). Pull-up level specified in Table 3 to Table 4 and Section 7.7.1. Parameter T_{cy(clk} corrected on Table 17. WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.15. Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 7.12. Condition for parameter T_{stg} in Table 5 updated. Table note 4 of Table 5 updated. Section 13 added. Removed PLCC44 package information. Removed PLCC44 package information. Removed PLCC44 package information. Removed PLCC44 package information. Parenoved PLCC44 package information. Pab	LPC111X v.7.1	20120401	Product data sheet	-	LPC111X v.7		
LPC111X v.720120301Product data sheet-LPC1110_11_12_13_14 v.6Modifications:•LPC1100XL series parts added (LPC1111FHN33/103, LPC1111FHN33/203, LPC1112FHN33/203, LPC1112FHN33/203, LPC1112FHI33/203, LPC1113FBD48/303, LPC1113FHN33/203, LPC1114FBD48/303, LPC1112FD42/002, LPC1112FD48/102, LPC1112FD42/102, LPC1112FD42/102, LPC1114FD42/002, LPC1112FD20/102 added.Modifications:•Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1111FDH20/002, LPC1112FD20/102 added.Modifications:•ADC sampling frequency corrected in Table 7 (Table note 7).•Pull-up level specified in Table 3 to Table 4 and Section 7.7.1.•Parameter T _{cy(clk)} corrected on Table 17.•WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.12.•Condition for parameter T _{stg} in Table 5 updated.•Table note 4 of Table 5 updated.•Section 13	Modifications:	Added HVG	QFN33 (5x5) reflow solde	ring information.			
Modifications: • LPC1100XL series parts added (LPC1111FHN33/103, LPC1111FHN33/203, LPC1113FHN33/203, LPC1112FHN33/203, LPC1112FHN33/203, LPC1112FHN33/203, LPC1112FHN33/203, LPC1114FBD48/303, LPC1114FHD33/203, LPC1114FHD33/303, LPC1114FBD48/303, LPC1114FHD33/303, LPC1114FBD48/303, LPC1114FHD33/303, LPC1114FBD48/303). LPC1110_11_12_13_14 v.6 20111102 Product data sheet - LPC1111_12_13_14 v.5 Modifications: • Parts LPC1112FHI33/202 and LPC1114FHI33/302 added. • Parts LPC1112FHI33/202 and LPC1114FHI33/302 added. • Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1114FDH28/102, LPC1112FDH20/102, LPC1112FDH20/102, LPC1114FDH20/002, LPC1112FD20/102 added. LPC1111_12_13_14 v.5 20110622 Product data sheet - LPC1111_12_13_14 v.4 Modifications: • Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1111FDH20/002, LPC1112FD20/102 added. . LPC1111_12_13_14 v.5 20110622 Product data sheet - LPC1111_12_13_14 v.4 Modifications: • ADC sampling frequency corrected in Table 7 (Table note 7). • Pull-up level specified in Table 3 to Table 4 and Section 7.7.1. • Parts LPC111x/102/202/302 added in Section 2 and Section 7.15. • Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 7.12. • Condition for parameter T _{stg} in Table 5 updated. • Table note 4 of Table 5 updated. • Table note 4 of Table 5 updated. • Removed PLCC44 package information. • Removed PLCC44 pac	LPC111X v.7	20120301	Product data sheet	-	LPC1110_11_12_13_14 v.6		
LPC1110_11_12_13_14 v.620111102Product data sheet-LPC1111_12_13_14 v.5Modifications:•Parts LPC1112FHI33/202 and LPC1114FHI33/302 added.•Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1114FDH28/102, LPC1112FD20/102 added.LPC1111_12_13_14 v.5LPC1111_12_13_14 v.520110622Product data sheet-LPC1111_12_13_14 v.4Modifications:•ADC sampling frequency corrected in Table 7 (Table note 7).•Pull-up level specified in Table 3 to Table 4 and Section 7.7.1.•Parameter $T_{cy(clk)}$ corrected on Table 17.•WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.15.•Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 7.12.••Condition for parameter T_{stg} in Table 5 updated.•Table note 4 of Table 5 updated.•Section 13 added.•Removed PLCC44 package information.	Modifications:	 LPC1100XL series parts added (LPC1111FHN33/103, LPC1111FHN33/203, LPC1112FHN33/103, LPC1112FHN33/203, LPC1112FHI33/203, LPC1113FBD48/303, LPC1113FHN33/203, LPC1113FHN33/303, LPC1114FBD48/303, LPC1114FHN33/203, LPC1114FHN33/303, LPC1114FBD48/323, LPC1114FBD48/223, LPC1114FHN33/203, LPC1114FBD48/223, 					
Modifications: Parts LPC1112FHI33/202 and LPC1114FHI33/302 added. Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1114FDH28/102, LPC1112FD20/102 added. LPC1111_12_13_14 v.5 20110622 Product data sheet - LPC1111_12_13_14 v.4 Modifications: ADC sampling frequency corrected in Table 7 (Table note 7). Pull-up level specified in Table 3 to Table 4 and Section 7.7.1. Parameter T_{cy(clk)} corrected on Table 17. WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.15. Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 2 and Section 7.12. Condition for parameter T_{stg} in Table 5 updated. Table note 4 of Table 5 updated. Section 13 added. Removed PLCC44 package information.	LPC1110_11_12_13_14 v.6	20111102	Product data sheet	-	LPC1111_12_13_14 v.5		
LPC1111_12_13_14 v.5 20110622 Product data sheet - LPC1111_12_13_14 v.4 Modifications: • ADC sampling frequency corrected in Table 7 (Table note 7). • Pull-up level specified in Table 3 to Table 4 and Section 7.7.1. • Pull-up level specified in Table 3 to Table 4 and Section 7.7.1. • Parameter T _{cy(clk)} corrected on Table 17. • WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.15. • Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 7.12. • Condition for parameter T _{stg} in Table 5 updated. • Table note 4 of Table 5 updated. • Section 13 added. • Removed PLCC44 package information.	Modifications:	Parts LPC1 Parts LPC1 LPC1112FE	112FHI33/202 and LPC1 112FDH28/102, LPC111 0H20/102, LPC1110FD20	114FHI33/302 ad 4FDH28/102, LPC), LPC1111FDH20	ded. 1114FN28/102, /002, LPC1112FD20/102 added.		
 Modifications: ADC sampling frequency corrected in Table 7 (Table note 7). Pull-up level specified in Table 3 to Table 4 and Section 7.7.1. Parameter T_{cy(clk)} corrected on Table 17. WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.15. Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 7.12. Condition for parameter T_{stg} in Table 5 updated. Table note 4 of Table 5 updated. Section 13 added. Removed PLCC44 package information. 	LPC1111_12_13_14 v.5	20110622	Product data sheet	-	LPC1111_12_13_14 v.4		
Removed PLCC44 package information.	iviounications.	 ADC sample Pull-up leve Parameter WWDT for Programma and Section Condition for Table note Section 13 	Ing frequency corrected all specified in Table 3 to $^{-1}$ $T_{cy(clk)}$ corrected on Table parts LPC111x/102/202/3 able open-drain mode for 17.12. or parameter T _{stg} in Table 4 of Table 5 updated. added.	Table 7 (Table 7 Table 4 and Sectic e 17. 302 added in Sect parts LPC111x/10 e 5 updated.	ion 7.7.1. ion 2 and Section 7.15. 02/202/302 added in Section 2		
I PC1111 12 13 14 v 4 20110210 Product data shoot I PC1111 12 13 14 v 2	L PC1111 12 13 14 v4	 Removed P 20110210 	Product data shoot		LPC1111 12 12 14 v2		

Table 34. Revision history ...continued

32-bit ARM Cortex-M0 microcontroller

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

19. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP Semiconductors N.V.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com