

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-HVQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1112fhi33-102-5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

5. Block diagram



32-bit ARM Cortex-M0 microcontroller

PIO0_0 to PIO0_11 I/O Port 0 — Port 0 is a 12-bit I/O port with individual dire function controls for each bit. The operation of port 0 p on the function selected through the IOCONFIG registion on the function on the function selected through the IOCONFIG registion on the function on the function to begin at address 0. In deep power-down mode, this pin must be pulled HIV externally. The RESET pin can be left unconnected or GPIO pin if an external RESET function is not needed power-down mode is not used. I/O - PIO0_0 — General purpose digital input/output pin wit glitch filter. PIO0_1/CLKOUT/ 24 I/O I; PU PIO0_1 — General purpose digital input/output pin. A	pins depends ster block. A LOW-going , causing I/O and processor HIGH r be used as a ed and Deep
pulse as short as 50 ns on this pin resets the device, or ports and peripherals to take on their default states, ar execution to begin at address 0. In deep power-down mode, this pin must be pulled Hile externally. The RESET pin can be left unconnected or GPIO pin if an external RESET function is not needed power-down mode is not used. I/O - PIO0_0 — General purpose digital input/output pin wit glitch filter.	, causing I/O and processor IIGH r be used as a ed and Deep
externally. The RESET pin can be left unconnected or GPIO pin if an external RESET function is not needed power-down mode is not used. I/O - PIO0_0 — General purpose digital input/output pin wit glitch filter.	r be used as a ed and Deep
glitch filter.	vith 10 ns
PIO0_1/CLKOUT/ 24 [3] yes I/O I; PU PIO0_1 — General purpose digital input/output pin. A	
CT32B0_MAT2 on this pin during reset starts the ISP command handl	
O - CLKOUT — Clockout pin.	
O - CT32B0_MAT2 — Match output 2 for 32-bit timer 0.	
PIO0_2/SSEL0/ 25 3 yes I/O I; PU PIO0_2 — General purpose digital input/output pin.	
CT16B0_CAP0 I/O - SSEL0 — Slave Select for SPI0.	
I - CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.	
PIO0_3 26 3 yes I/O I; PU PIO0_3 — General purpose digital input/output pin.	
PIO0_4/SCL 27 4 yes I/O I; IA PIO0_4 — General purpose digital input/output pin (op	open-drain).
I/O - SCL — I ² C-bus, open-drain clock input/output. High-constrainty only if I ² C Fast-mode Plus is selected in the I/O configuregister.	
PIO0_5/SDA 5 4 yes I/O I; IA PIO0_5 — General purpose digital input/output pin (op	open-drain).
I/O - SDA — I ² C-bus, open-drain data input/output. High-cu only if I ² C Fast-mode Plus is selected in the I/O config register.	
PIO0_6/SCK0 6 [3] yes I/O I; PU PIO0_6 — General purpose digital input/output pin.	
I/O - Scko — Serial clock for SPI0.	
PIO0_7/CTS 28 3 yes I/O I; PU PIO0_7 — General purpose digital input/output pin (hi output driver).	nigh-current
I - Clear To Send input for UART.	
PIO0_8/MISO0/ 1 (3) yes I/O I; PU PIO0_8 — General purpose digital input/output pin.	
CT16B0_MAT0 I/O - MISO0 — Master In Slave Out for SPI0.	
O - CT16B0_MAT0 — Match output 0 for 16-bit timer 0.	
PIO0_9/MOSI0/ 2 ^[3] yes I/O I; PU PIO0_9 — General purpose digital input/output pin.	
CT16B0_MAT1 I/O - MOSIO — Master Out Slave In for SPI0.	
O - CT16B0_MAT1 — Match output 1 for 16-bit timer 0.	


Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages)

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin TSSOP28/ DIP28		Start logic input	Туре	state [1]	Description
SWCLK/PIO0_10/	3	[3]	yes	I	I; PU	SWCLK — Serial wire clock.
SCK0/ CT16B0_MAT2				I/O	-	PIO0_10 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	4	<u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO0_11 — General purpose digital input/output pin.
				I	-	AD0 — A/D converter, input 0.
				0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_9				I/O		Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	9	[5]	yes	I	I; PU	 R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_0 — General purpose digital input/output pin.
				I	-	AD1 — A/D converter, input 1.
				I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	10	[5]	no	0	I; PU	 R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_1 — General purpose digital input/output pin.
				I	-	AD2 — A/D converter, input 2.
				0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	11	[5]	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_2 — General purpose digital input/output pin.
				I	-	AD3 — A/D converter, input 3.
				0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/	12	[5]	no	I/O	I; PU	SWDIO — Serial wire debug input/output.
AD4/CT32B1_MAT2				I/O	-	PIO1_3 — General purpose digital input/output pin.
				I	-	AD4 — A/D converter, input 4.
				0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	13	[5]	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
				I	-	AD5 — A/D converter, input 5.
				0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ... continued

32-bit ARM Cortex-M0 microcontroller



7.5 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M0. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.5.1 Features

• Controls system exceptions and peripheral interrupts.

32-bit ARM Cortex-M0 microcontroller

- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.10 I²C-bus serial I/O controller

The LPC1110/11/12/13/14/15 contain one I²C-bus controller.

Remark: Part LPC1112FDH20/102 does not contain the I²C-bus controller.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock Line (SCL) and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.10.1 Features

- The I²C-interface is a standard I²C-bus compliant interface with open-drain pins. The I²C-bus interface also supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- The I²C-bus controller supports multiple address recognition and a bus monitor mode.

7.11 10-bit ADC

The LPC1110/11/12/13/14/15 contain one ADC. It is a single 10-bit successive approximation ADC with eight channels.

7.11.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V_{DD}.
- 10-bit conversion time \ge 2.44 μ s (up to 400 kSamples/s).
- Burst conversion mode for single or multiple inputs.

32-bit ARM Cortex-M0 microcontroller

10. Static characteristics

10.1 LPC1100, LPC1100L series

Table 16. Static characteristics (LPC1100, LPC1100L series)

 $T_{amb} = -40 \$ °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
V _{DD}	supply voltage (core and external rail)			1.8	3.3	3.6	V
LPC1100 se	ries (LPC111x/101/201/301) power consumption			U		
I _{DD}	supply current	Active mode; code					
		while(1){}					
		executed from flash					
		system clock = 12 MHz	[2][3][4]	-	3	-	mA
		V _{DD} = 3.3 V	[5][6]				
		system clock = 50 MHz	[2][3][5]	-	9	-	mA
		V _{DD} = 3.3 V	<u>[6][7]</u>				
		Sleep mode;	[2][3][4]	-	2	-	mA
		system clock = 12 MHz	[5][6]				
		V _{DD} = 3.3 V					
		Deep-sleep mode; V _{DD} = 3.3 V	[2][3][8]	-	6	-	μΑ
		Deep power-down mode; $V_{DD} = 3.3 V$	<u>[2][9]</u>	-	220	-	nA
LPC1100L s	eries (LPC111x/002/102/20	2/302) power consumption	in low-c	urrent m	ode ^[11]		4
I _{DD}	supply current	Active mode; code					
		while(1){}					
		executed from flash					
		system clock = 1 MHz	[2][3][5]	-	840	-	μA
		V _{DD} = 3.3 V	[6][10]				
		system clock = 6 MHz	[2][3][5]	-	1	-	mA
		$V_{DD} = 3.3 V$	<u>[6][10]</u>				
		system clock = 12 MHz	[2][3][4]	-	2	-	mA
		$V_{DD} = 3.3 V$	[5][6]				
		system clock = 50 MHz	[2][3][5]	-	7	-	mA
		$V_{DD} = 3.3 V$	[6][7]				
		Sleep mode;	[2][3][4]	-	1	-	mA
		system clock = 12 MHz	[5][6]				
		V _{DD} = 3.3 V					
		system clock = 50 MHz	[2][3][4]	-	5	-	mA
		V _{DD} = 3.3 V	[5][6]				
		Deep-sleep mode; V _{DD} = 3.3 V	<u>[2][3][8]</u>	-	2	-	μΑ
		Deep power-down mode; $V_{DD} = 3.3 V$	[2][9]	-	220	-	nA

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

Table 16. Static characteristics (LPC1100, LPC1100L series) ... continued

 $T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
I _{OZ}	OFF-state output current	$V_O = 0 V; V_O = V_{DD};$ on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [12][13] a digital function [14]	-	-	5.0	V
Vo	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage		0.4	-	-	V
V _{OH}	HIGH-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OH} = -20 \ mA \end{array} \label{eq:VDD}$	$V_{DD}-0.4$	-	-	V
		$\begin{array}{l} 1.8 \ \text{V} \leq \text{V}_{\text{DD}} < 2.5 \ \text{V}; \\ \text{I}_{\text{OH}} = -12 \ \text{mA} \end{array}$	V _{DD} - 0.4	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \ \text{V} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}; \\ \text{I}_{\text{OL}} = 4 \ \text{mA} \end{array}$	-	-	0.4	V
		$\begin{array}{l} 1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}; \\ \text{I}_{\text{OL}} = 3 \text{ mA} \end{array}$	-	-	0.4	V
I _{OH} HIGH-level output current	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 V;$ 2.5 V $\leq V_{DD} \leq 3.6 V$	20	-	-	mA
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}$	12	-	-	mA
I _{OL}	LOW-level output current	$\label{eq:Volume} \begin{split} V_{OL} &= 0.4 \ V \\ &2.5 \ V \leq V_{DD} \leq 3.6 \ V \end{split}$	4	-	-	mA
		$1.8 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ ^[15]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 V$ $2.0 V \le V_{DD} \le 3.6 V$	-15	-50	-85	μΑ
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.0 V	-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$	0	0	0	μA
I ² C-bus pins	(PIO0_4 and PIO0_5)	1				
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.05V _{DD}	-	V
I _{OL}	LOW-level output current	$\label{eq:Volume} \begin{array}{l} V_{OL} = 0.4 \ \text{V}; \ l^2C\text{-bus pins} \\ \text{configured as standard} \\ \text{mode pins} \\ 2.5 \ \text{V} \leq V_{DD} \leq 3.6 \ \text{V} \end{array}$	3.5	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	

32-bit ARM Cortex-M0 microcontroller

10.2 LPC1100XL series

Table 17. Static characteristics (LPC1100XL series)

 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit	
V _{DD}	supply voltage (core and external rail)			1.8	3.3	3.6	V
LPC1100XL	series (LPC111x/103/203/30	3/323/333) power consum	ption in	low-curre	nt mode ^[2]		
I _{DD}	supply current	Active mode; code					
		while(1){}					
		executed from flash					
		system clock = 3 MHz	[3][4][5]	-	600	-	μA
		V _{DD} = 3.3 V	[6][7]				
		system clock = 6 MHz	[3][4][5]	-	850	-	μA
		V _{DD} = 3.3 V	<u>[6][7]</u>				
		system clock = 12 MHz	[3][4][6]	-	1.4	-	mA
		V _{DD} = 3.3 V	[7][8]				
		system clock = 50 MHz	[3][4][6]	-	5.8	-	mA
		V _{DD} = 3.3 V	[7][9]				
		Sleep mode;	[3][4][6]	-	700	-	μA
		system clock = 12 MHz	[7][8]				
		V _{DD} = 3.3 V					
		system clock = 50 MHz	[3][4][6]	-	2.2	-	mA
		V _{DD} = 3.3 V	[7][8]				
		Deep-sleep mode;	[3][4]	-	1.8	15	μA
		V _{DD} = 3.3 V; 25 °C	[10]				
		Deep-sleep mode;	[4][10] [11]	-	-	50	μA
		V _{DD} = 3.3 V; 105 °C	[3][12]		000	1000	
		Deep power-down mode; V _{DD} = 3.3 V; 25 °C	[0][12]	-	220	1000	nA
		Deep power-down mode;	[11][12]	-	-	3	μA
		$V_{DD} = 3.3 \text{ V}; 105 \text{ °C}$				Ŭ	pu (
Standard po	ort pins, RESET			1			
IIL	LOW-level input current	V _I = 0 V; on-chip pull-up		-	0.5	10	nA
		resistor disabled					
I _{IH}	HIGH-level input	$V_{I} = V_{DD}$; on-chip		-	0.5	10	nA
	current	pull-down resistor disabled					
1	OFF-state output				0.5	10	nA
I _{OZ}	current	V _O = 0 V; V _O = V _{DD} ; on-chip pull-up/down		-	0.5	10	nA
		resistors disabled					
VI	input voltage	pin configured to provide	[13][14]	0	-	5.0	V
		a digital function	[15]				
N/	a			0		N/	
Vo	output voltage	output active		0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage			0.7V _{DD}	-	-	V


© NXP Semiconductors N.V. 2014. All rights reserved.


32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.4	-	V
V _{OH}	HIGH-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OH} = -4 \ mA \end{array} \label{eq:VDD}$	$V_{DD}-0.4$	-	-	V
		$\begin{array}{l} 1.8 \ \text{V} \leq \text{V}_{\text{DD}} < 2.5 \ \text{V}; \\ \text{I}_{\text{OH}} = -3 \ \text{mA} \end{array}$	$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OL} = 4 \ mA \end{array} \label{eq:VDD}$	-	-	0.4	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}; \\ \text{I}_{\text{OL}} = 3 \text{ mA}$	-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 V;$ 2.5 V $\leq V_{DD} \leq 3.6 V$	-4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	-3	-	-	mA
I _{OL}	LOW-level output current	$V_{OL} = 0.4 V$ 2.5 V $\leq V_{DD} \leq 3.6 V$	4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	3	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V [16]	-	-	-45	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ [16]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 V;$	-15	-50	-85	μA
		$2.0~V \leq V_{DD} \leq 3.6~V$				
		$1.8~\text{V} \leq \text{V}_{\text{DD}} < 2.0~\text{V}$	-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$	0	0	0	μA
High-drive o	output pin (PIO0_7)					
I _{IL}	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I _{IH}	HIGH-level input current	V _I = V _{DD} ; on-chip pull-down resistor disabled	-	0.5	10	nA
I _{OZ}	OFF-state output current	$V_O = 0 V$; $V_O = V_{DD}$; on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [13][14] a digital function [15]	-	-	5.0	V
Vo	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		0.4	-	-	V

Table 17. Static characteristics (LPC1100XL series) ... continued $T_{amb} = -40 \ ^{\circ}C$ to +105 $^{\circ}C$. unless otherwise specified.

32-bit ARM Cortex-M0 microcontroller







LPC111X

74 of 127

32-bit ARM Cortex-M0 microcontroller





All information provided in this document is subject to legal disclaimers

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

10.9 Peripheral power consumption


The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCFG and PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code is executed. Measured on a typical sample at $T_{amb} = 25$ °C. Unless noted otherwise, the system oscillator and PLL are running in both measurements.

The supply currents are shown for system clock frequencies of 12 MHz and 48 MHz.


Peripheral	Typical s mA	supply cu	rrent in	Notes
	n/a	12 MHz	48 MHz	
IRC	0.27	-	-	System oscillator running; PLL off; independent of main clock frequency.
System oscillator at 12 MHz	0.22	-	-	IRC running; PLL off; independent of main clock frequency.
Watchdog oscillator at 500 kHz/2	0.004	-	-	System oscillator running; PLL off; independent of main clock frequency.
BOD	0.051	-	-	Independent of main clock frequency.
Main PLL	-	0.21	-	
ADC	-	0.08	0.29	
CLKOUT	-	0.12	0.47	Main clock divided by 4 in the CLKOUTDIV register.
CT16B0	-	0.02	0.06	
CT16B1	-	0.02	0.06	
CT32B0	-	0.02	0.07	
CT32B1	-	0.02	0.06	
GPIO	-	0.23	0.88	GPIO pins configured as outputs and set to LOW. Direction and pin state are maintained if the GPIO is disabled in the SYSAHBCLKCFG register.
IOCONFIG	-	0.03	0.10	
12C	-	0.04	0.13	
ROM	-	0.04	0.15	
SPI0	-	0.12	0.45	
SPI1	-	0.12	0.45	
UART	-	0.22	0.82	
WDT/WWDT	-	0.02	0.06	Main clock selected as clock source for the WDT.

 Table 21.
 Power consumption for individual analog and digital blocks

32-bit ARM Cortex-M0 microcontroller




10.10 Electrical pin characteristics




LPC111X


85 of 127

32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
f _{osc(int)}	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 [2][3] in the WDTOSCCTRL register;	-	9.4	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF $\frac{[2][3]}{1}$ in the WDTOSCCTRL register	-	2300	-	kHz

Table 26. Dynamic characteristics: Watchdog oscillator

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

- [2] The typical frequency spread over processing and temperature (T_{amb} = -40 °C to +105 °C) is \pm 40 %.
- [3] See the LPC111x user manual.


11.5 I/O pins

Table 27.	Dynamic characteristic: I/O pins ^[1]
$T_{amb} = -40$	°C to +105 °C; 3.0 V \leq V _{DD} \leq 3.6 V.

amb						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _r		pin configured as output	3.0	-	5.0	ns
t _f	fall time	pin configured as output	2.5	-	5.0	ns

[1] Applies to standard port pins and RESET pin.


32-bit ARM Cortex-M0 microcontroller



LPC111X

96 of 127

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

17. Revision history

Table 34. Revision hi	-	Data alteration	Charrent	Sumana da -
Document ID	Release date	Data sheet status	Change notice	•
LPC111X v.9.2	20140326	Product data sheet	-	LPC111X v.9.1
Modifications:	must be pu as a GPIO	lled HIGH externally. Th pin if an external RESE	ne RESET pin can b T function is not ne	deep power-down mode, this pin be left unconnected or be used eded. See <u>Section 6.2</u> . ns updated for clarity in
	Section 6.2	v .		
	Parts adde LPC1113JH LPC1114JE	d: LPC1114JHI33/303, I IN33/203, LPC1114JHN	LPC1111JHN33/103 133/303, LPC1114J 148/323, LPC1113JE	3, LPC1112JHN33/203, BD48/333, LPC1112FHI33/102, 3D48/303, LPC1113JHN33/303,
LPC111X v.9.1	20131213	Product data sheet	-	LPC111X v.9
Modifications:	Table 17 "S	Static characteristics (LP	C1100XL series)":	L
	105 °C.			ver-down modes @ 25 °C and
	LPC111	fable note 11 "105 °C sµ 4JHN33, LPC1115JBD₄	48, and LPC1115JE	T48 parts."
			-	pin are pulled HIGH externally."
		Static characteristics (LP		,
	 Updated 	d Table note 9 "WAKEU	P pin and RESET p	in are pulled HIGH externally."
LPC111X v.9	20131029	Product data sheet	-	LPC111X v.8.2
Modifications:		C1112JHI33/203, LPC11 ET48/303 parts.	14JHN33/333, LPC	1115JBD48/303, and
	48 "SPI sla	ve timing in SPI mode";	spec not character	
	 Table 22 "P LPC1100XI 	ower-up characteristics	[1]": Added table no	ote "Does not apply to
LPC111X v.8.2	20130805	Product data sheet	-	LPC111X v.8.1
Modifications:	 Added LPC 	C1115FET48/303.		
LPC111X v.8.1	20130524	Product data sheet	-	LPC111X v.8
Modifications:	 Table 4 thru 	u Table 11: Added "5 V t	olerant pad" to RES	ET/PIO0_0 table note.
	 Added Sec 	tion 9 "Thermal charact	eristics".	
	 SRAM size 	corrected for part LPC	1112FHN24/202 (4	kB). See Table 2.
LPC111X v.8	20130220	Product data sheet	-	LPC111X v.7.5
Modifications:		Static characteristics" ad	ded Pin capacitance	
	Default pin		PIO0_4 and PIO0_	5 (I; IA) in Table 11 "LPC1100XL
	 Table 12 "L 	imiting values" expande	ed for clarity.	
	 Table 19 " F added. 	Power consumption at v	very low frequencies	s using the watchdog oscillator"
	 Added Sec 	tion 12.2 "Use of ADC i	nput trigger signals'	
		tion 12.8 "ADC effective		
LPC111X v.7.5	20121002	Product data sheet	-	LPC111X v.7.4

Table 34. Revision history

32-bit ARM Cortex-M0 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes
Modifications:	 Power consumption graphs added for parts LPC111x/102/202/302 (Figure 13 to Figure 17). 			
	 Parameter V_{hys} for I²C bus pins: typical value corrected V_{hys} = 0.05V_{DD} in Table 7. 			
	 Typical value for parameter N_{endu} added in Table 12 "Flash characteristics". 			
	 I²C-bus pins configured as standard mode pins, parameter I_{OL} changed to 3.5 mA (minimum) for 2.0 V ≤ V_{DD} ≤ 3.6 V. 			
	 Section 11.6 "ElectroMagnetic Compatibility (EMC)" added. 			
	 Power-up characterization added (Section 10.1 "Power-up ramp conditions"). 			
LPC1111_12_13_14 v.3	20101110	Product data sheet	-	LPC1111_12_13_14 v.2
Modifications:	Parts LPC111x/102/202/302 added (LPC1100L series).			
	 Power consumption data for parts LPC111x/102/202/302 added in Table 7. 			
	 PLL output frequency limited to 100 MHz in Section 7.15.2. 			
	 Description of RESET and WAKEUP functions updated in Section 6. 			
	 WDT description updated in Section 7.14. The WDT is a 24-bit timer. 			
	 Power profiles added to Section 2 and Section 7 for parts LPC111x/102/202/302. 			
LPC1111_12_13_14 v.2	20100818	Product data sheet	-	LPC1111_12_13_14 v.1
Modifications:	 V_{ESD} limit changed to –6500 V (min) /+6500 V (max) in Table 6. 			
	 t_{DS} updated for SPI in master mode (Table 17). 			
	 Deep-sleep mode functionality changed to allow BOD and watchdog oscillator as the only analog blocks allowed to remain running in Deep-sleep mode (Section 7.15.5.3). 			
	• V_{DD} range changed to 3.0 V $\leq V_{DD} \leq$ 3.6 V in Table 15.			
	 Reset state of pins and start logic functionality added in Table 3 to Table 5. 			
	• Section 7.16.1 added.			
	 Section "Memory mapping control" removed. 			
	 V_{OH} and I_{OH} specifications updated for high-drive pins in Table 7. 			
	 Section 9.4 added. 			
LPC1111_12_13_14 v.1	20100416	Product data sheet	-	-

 Table 34.
 Revision history ...continued