



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	19
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-VFQFN Exposed Pad
Supplier Device Package	24-HVQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1112fhn24-202j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

- Digital peripherals:
 - Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors. In addition, a configurable open-drain mode is supported on the LPC1100L and LPC1100XL series.
 - ♦ GPIO pins can be used as edge and level sensitive interrupt sources.
 - ◆ High-current output driver (20 mA) on one pin.
 - ♦ High-current sink drivers (20 mA) on two l²C-bus pins in Fast-mode Plus (not on LPC1112FDH20/102).
 - Four general purpose counter/timers with up to eight capture inputs and up to 13 match outputs.
 - ◆ Programmable WatchDog Timer (WDT) the LPC1100 series only.
 - Programmable windowed WDT on the LPC1100L and LPC1100XL series only.
- Analog peripherals:
 - ♦ 10-bit ADC with input multiplexing among 5, 6, or 8 pins depending on package size.
- Serial interfaces:
 - ◆ UART with fractional baud rate generation, internal FIFO, and RS-485 support.
 - Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities (second SPI on LPC1100 and LPC1100L series LQFP48 package only).
 - ♦ I²C-bus interface supporting full I²C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode (not on LPC1112FDH20/102).
- Clock generation:
 - 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
 - Crystal oscillator with an operating range of 1 MHz to 25 MHz.
 - ◆ Programmable watchdog oscillator with a frequency range of 9.4 kHz to 2.3 MHz.
 - PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
 - Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, and the Watchdog clock.
- Power control:
 - Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.
 - Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption for any given application through one simple function call. (LPC1100L and LPC1100XL series only.)
 - Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
 - Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 13 of the functional pins.
 - Power-On Reset (POR).
 - Brownout detect with up to four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single power supply (1.8 V to 3.6 V).
- Available as LQFP48 package, HVQFN33 package, and TFBGA48 package.

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

Type number	Package						
	Name	Description	Version				
LPC1115JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2				
LPC1115FET48/303	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body $4.5 \times 4.5 \times 0.7 \mbox{ mm}$	SOT1155-2				
LPC1115JET48/303	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body $4.5 \times 4.5 \times 0.7 \mbox{ mm}$	SOT1155-2				

Table 1. Ordering information ...continued

4.1 Ordering options

Table 2. Ordering options

Type number	Series	Flash	Total SRAM	Power profiles	UART	l ² C/ Fast+	SPI	ADC channel	GPIO	Package	Temp <u>^[1]</u>
LPC1110						1.	1.	1_			-
LPC1110FD20	LPC1100L	4 kB	1 kB	yes	1	1	1	5	16	SO20	F
LPC1111		1	1	1	1	1	T	1	1	1	
LPC1111FDH20/002	LPC1100L	8 kB	2 kB	yes	1	1	1	5	16	TSSOP20	F
LPC1111FHN33/101	LPC1100	8 kB	2 kB	no	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/102	LPC1100L	8 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/103	LPC1100XL	8 kB	2 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1111JHN33/103	LPC1100XL	8 kB	2 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1111FHN33/201	LPC1100	8 kB	4 kB	no	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/202	LPC1100L	8 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/203	LPC1100XL	8 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1111JHN33/203	LPC1100XL	8 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112											
LPC1112FD20/102	LPC1100L	16 kB	4 kB	yes	1	1	1	5	16	SO20	F
LPC1112FDH20/102	LPC1100L	16 kB	4 kB	yes	1	-	1	5	14	TSSOP20	F
LPC1112FDH28/102	LPC1100L	16 kB	4 kB	yes	1	1	1	6	22	TSSOP28	F
LPC1112FHN24/202	LPC1100L	16 kB	4 kB	yes	1	1	1	6	19	HVQFN24	F
LPC1112FHN33/101	LPC1100	16 kB	2 kB	no	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/102	LPC1100L	16 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/103	LPC1100XL	16 kB	2 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHN33/103	LPC1100XL	16 kB	2 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112FHN33/201	LPC1100	16 kB	4 kB	no	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/202	LPC1100L	16 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHN33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112FHI33/102	LPC1100L	16 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHI33/202	LPC1100L	16 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHI33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHI33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller





All information provided in this document is subject to legal disclaimers

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin TSSOP20	Start logic input	Туре	Reset state [1]	Description
V _{DDA}	5	-	I	-	3.3 V supply voltage to the ADC. Also used as the ADC reference voltage.
XTALIN	14 <u>[5]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	13 <u>[5]</u>	-	0	-	Output from the oscillator amplifier.
V _{SS}	16	-	I	-	Ground.
V _{SSA}	6	-	I	-	Analog ground.

Table 5. LPC1100L series: LPC1112 pin description table (TSSOP20 with VDDA and VSSA pins) ... continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).

[5] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Symbol	HVQFN pin	Start logic input	Туре	Reset state [1]	Description		
RESET/PIO0_0	1[2]	yes	I	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.		
		In deep power- <u>down m</u> externally. The RESET as a GPIO pin if an exter Deep power-down mod			externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.		
			I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.		
PIO0_1/CLKOUT/ CT32B0_MAT2	2 <u>[3]</u>	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.		
			0	-	CLKOUT — Clockout pin.		
			0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.		
PIO0_2/SSEL0/	7 <u>[3]</u>	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.		
CT16B0_CAP0			I/O	-	SSEL0 — Slave Select for SPI0.		
			I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.		
PIO0_4/SCL	8 <u>[4]</u>	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).		
			I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.		

Table 6. LPC1100L series: LPC1112 (HVQFN24 package)

Product data sheet

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin TSSOP28/ DIP28		Start logic input	Туре	Reset state [1]	Description
PIO1_5/RTS/	14	[3]	no	I/O	I; PU	PIO1_5 — General purpose digital input/output pin.
CT32B0_CAP0				0	-	RTS — Request To Send output for UART.
				I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/	15	[3]	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.
CT32B0_MAT0				I	-	RXD — Receiver input for UART.
				0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/	16	[3]	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1				0	-	TXD — Transmitter output for UART.
				0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_8/	17	[3]	no	I/O	I; PU	PIO1_8 — General purpose digital input/output pin.
CT16B1_CAP0				I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
PIO1_9/	18	[3]	no	I/O	I; PU	PIO1_9 — General purpose digital input/output pin.
CT16B1_MAT0				0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
V _{DD}	21		-		-	3.3 V supply voltage to the internal regulator and the external rail.
V _{DDA}	7		-	-	-	3.3 V supply voltage to the ADC. Also used as the ADC reference voltage.
XTALIN	20	[6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	19	[6]	-	0	-	Output from the oscillator amplifier.
V _{SS}	22		-		-	Ground.
V _{SSA}	8		-	-	-	Analog ground.

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ... continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

- [4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

32-bit ARM Cortex-M0 microcontroller

		0	-		
Symbol	Pin	Start logic input	Туре	Reset state [1]	Description
SWCLK/PIO0_10/	29 <u>[3]</u>	yes	1	I; PU	SWCLK — Serial wire clock.
SCK0/			I/O	-	PIO0_10 — General purpose digital input/output pin.
CTTODU_WATZ			I/O	-	SCK0 — Serial clock for SPI0.
			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	D0_11/ 32 ^[5] yes I I; PU R — Reserved. Configure for an alternate IOCONFIG block. V0				
			I/O	-	PIO0_11 — General purpose digital input/output pin.
			I	-	AD0 — A/D converter, input 0.
			0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_11			I/O		Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	33 <u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	PIO1_0 — General purpose digital input/output pin.
			I	-	AD1 — A/D converter, input 1.
			I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	34 <u>^[5]</u>	no	0	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	PIO1_1 — General purpose digital input/output pin.
			1	-	AD2 — A/D converter, input 2.
			0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R/PIO1_2/ 35 ^[5] AD3/CT32B1_MAT1		no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	PIO1_2 — General purpose digital input/output pin.
			1	-	AD3 — A/D converter, input 3.
			0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/	39 <u>[5]</u>	no	I/O	I; PU	SWDIO — Serial wire debug input/output.
AD4/CT32B1_MAT2			I/O	-	PIO1_3 — General purpose digital input/output pin.
			1	-	AD4 — A/D converter, input 4.
			0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	40[5]	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
			I	-	AD5 — A/D converter, input 5.
			0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
PIO1_5/RTS/	45 <u>[3]</u>	no	I/O	I; PU	PIO1_5 — General purpose digital input/output pin.
C132BU_CAPU			0	-	RTS — Request To Send output for UART.
			I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
LPC111X			All information p	provided in this	s document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ... continued

Product data sheet

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description				
R/PIO0_11/AD0/ CT32B0_MAT3	21 <u>5</u>	yes	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
			I/O	-	PIO0_11 — General purpose digital input/output pin.				
			I	-	AD0 — A/D converter, input 0.				
			0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.				
PIO1_0 to PIO1_11					Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.				
R/PIO1_0/AD1/ CT32B1_CAP0	22 <u>^[5]</u>	yes	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
			I/O	-	PIO1_0 — General purpose digital input/output pin.				
			I	-	AD1 — A/D converter, input 1.				
			I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.				
R/PIO1_1/AD2/ CT32B1_MAT0	23 <u>[5]</u>	no	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
			I/O	-	PIO1_1 — General purpose digital input/output pin.				
			I	-	AD2 — A/D converter, input 2.				
			0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.				
R/PIO1_2/AD3/ CT32B1_MAT1	24 <u>^[5]</u>	no	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.				
			I/O	-	PIO1_2 — General purpose digital input/output pin.				
			I	-	AD3 — A/D converter, input 3.				
			0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.				
SWDIO/PIO1_3/	25 <u>[5]</u>	no	I/O	I;PU	SWDIO — Serial wire debug input/output.				
AD4/CT32B1_MAT2			I/O	-	PIO1_3 — General purpose digital input/output pin.				
			I	-	AD4 — A/D converter, input 4.				
			0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.				
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	26 ^[5]	no	I/O	I;PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.				
			I	-	AD5 — A/D converter, input 5.				
			0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.				
PIO1_5/RTS/	30 <u>[3]</u>	no	I/O	I;PU	PIO1_5 — General purpose digital input/output pin.				
CI32B0_CAP0			0	-	RTS — Request To Send output for UART.				
			I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.				
PIO1_6/RXD/	31 <u>[3]</u>	no	I/O	I;PU	PIO1_6 — General purpose digital input/output pin.				
CI32BU_MATU			I	-	RXD — Receiver input for UART.				
			0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.				

Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

32-bit ARM Cortex-M0 microcontroller

- On the LPC1100L and LPC1100XL series, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.
- Programmable open-drain mode for series LPC1100L and LPC1100XL.

7.8 UART

The LPC1110/11/12/13/14/15 contain one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.8.1 Features

- Maximum UART data bit rate of 3.125 MBit/s.
- 16 Byte Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.

7.9 SPI serial I/O controller

The LPC1100 and LPC1100L series contain two SPI controllers on the LQFP48 package and one SPI controller on the HVQFN33/TSSOP28/DIP28/TSSOP20/SO20 packages (SPI0).

The LPC1100XL series contain two SPI controllers.

Both SPI controllers support SSP features.

The SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SPI supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.9.1 Features

- Maximum SPI speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication

32-bit ARM Cortex-M0 microcontroller

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

7.16.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is \pm 40 %.

7.16.2 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The PLL output frequency must be lower than 100 MHz. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.16.3 Clock output

The LPC1110/11/12/13/14/15 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.16.4 Wake-up process

The LPC1110/11/12/13/14/15 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the system oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

7.16.5 Power control

The LPC1110/11/12/13/14/15 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.16.5.1 Power profiles (LPC1100L and LPC1100XL series only)

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1110/11/12/13/14/15 for one of the following power modes:

32-bit ARM Cortex-M0 microcontroller

- Default mode corresponding to power configuration after reset.
- CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock.

7.16.5.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

7.16.5.3 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut down. As an exception, the user has the option to keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection. Deep-sleep mode allows for additional power savings.

Up to 13 pins total serve as external wake-up pins to the start logic to wake up the chip from Deep-sleep mode.

Unless the watchdog oscillator is selected to run in Deep-sleep mode, the clock source should be switched to IRC before entering Deep-sleep mode, because the IRC can be switched on and off glitch-free.

7.16.5.4 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip with the exception of the WAKEUP pin. The LPC1110/11/12/13/14/15 can wake up from Deep power-down mode via the WAKEUP pin.

A LOW-going pulse as short as 50 ns wakes up the part from Deep power-down mode.

When entering Deep power-down mode, an external pull-up resistor is required on the WAKEUP pin to hold it HIGH. The RESET pin must also be held HIGH to prevent it from floating while in Deep power-down mode.

7.17 System control

7.17.1 Start logic

The start logic connects external pins to corresponding interrupts in the NVIC. Each pin shown in <u>Table 8</u> to <u>Table 9</u> as input to the start logic has an individual interrupt in the NVIC interrupt vector table. The start logic pins can serve as external interrupt pins when the chip is running. In addition, an input signal on the start logic pins can wake up the chip from Deep-sleep mode when all clocks are shut down.

32-bit ARM Cortex-M0 microcontroller

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the *LPC111x user manual*.

7.17.5 APB interface

The APB peripherals are located on one APB bus.

7.17.6 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main static RAM, and the Boot ROM.

7.17.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs serve as external interrupts (see <u>Section 7.17.1</u>).

7.18 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported.

32-bit ARM Cortex-M0 microcontroller

Table 16. Static characteristics (LPC1100, LPC1100L series) ... continued

 $T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I _{OZ}	OFF-state output current	$V_O = 0 V$; $V_O = V_{DD}$; on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [12][13] a digital function [14]	0	-	5.0	V
Vo	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage		0.4	-	-	V
V _{OH}	HIGH-level output voltage	$\begin{array}{l} \text{2.5 V} \leq \text{V}_{\text{DD}} \leq \text{3.6 V}; \\ \text{I}_{\text{OH}} = -20 \text{ mA} \end{array}$	$V_{DD}-0.4$	-	-	V
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V};$ $\text{I}_{\text{OH}} = -12 \text{ mA}$	$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}; \\ \text{I}_{OL} = 4 \text{ mA} \end{array}$	-	-	0.4	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V};$ $\text{I}_{\text{OL}} = 3 \text{ mA}$	-	-	0.4	V
I _{OH}	HIGH-level output current		20	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	12	-	-	mA
I _{OL}	LOW-level output current	$V_{OL} = 0.4 \text{ V}$ $2.5 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ [15]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 V$ $2.0 V \le V_{DD} \le 3.6 V$	-15	-50	-85	μΑ
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$	-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$	0	0	0	μA
I ² C-bus pins	s (PIO0_4 and PIO0_5)	1	<u> </u>			
V _{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.05V _{DD}	-	V
I _{OL}	LOW-level output current	$V_{OL} = 0.4$ V; l ² C-bus pins configured as standard mode pins	3.5	-	-	mA
		$2.5~V \leq V_{DD} \leq 3.6~V$				
		$1.8~V \leq V_{DD} < 2.5~V$	3	-	-	

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
V _{OH}	HIGH-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OH} = -20 \ mA \end{array} \label{eq:VDD}$	V _{DD} - 0.4	-	-	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V};$ $\text{I}_{\text{OH}} = -12 \text{ mA}$	$V_{DD} - 0.4$	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}; \\ \text{I}_{OL} = 4 \text{ mA} \end{array} \end{array} \label{eq:VDD}$	-	-	0.4	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}; \\ \text{I}_{\text{OL}} = 3 \text{ mA}$	-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 \text{ V};$ 2.5 V $\leq V_{DD} \leq 3.6 \text{ V}$	20	-	-	mA
	LOW-level output	$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	12	-	-	mA
I _{OL}	LOW-level output current	$V_{OL} = 0.4 \text{ V}$ $2.5 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	4	-	-	mA
		$1.8 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ ^[16]	-	-	50	mA
I _{pd}	pull-down current	V _I = 5 V	10	50	150	μA
I _{pu}	pull-up current	V ₁ = 0 V	-15	-50	-85	μA
		$2.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$				
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$	-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$	0	0	0	μA
I ² C-bus pins (F	PIO0_4 and PIO0_5)	T				
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage		-	$0.05V_{DD}$	-	V
I _{OL}	LOW-level output current	$V_{OL} = 0.4$ V; I ² C-bus pins configured as standard mode pins	3.5	-	-	mA
		$2.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	2			
1.		$1.0 V \ge V_{DD} < 2.3 V$	3 20	-	-	m A
OL	current	configured as Fast-mode Plus pins	20		-	ma
		$2.5~V \leq V_{DD} \leq 3.6~V$				
		$1.8~V \leq V_{DD} < 2.5~V$	16	-	-	
ILI	input leakage current	$V_{I} = V_{DD} $ [17]	-	2	4	μA
		V _I = 5 V	-	10	22	μA

Table 17. Static characteristics (LPC1100XL series) ... continued $r_{\rm res} = -40 \,^{\circ}{\rm C}$ to +105 $\,^{\circ}{\rm C}$, unless otherwise specified. Τ

32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller





Product data sheet

LPC111X

77 of 127

32-bit ARM Cortex-M0 microcontroller

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



32-bit ARM Cortex-M0 microcontroller





All information provided in this document is subject to legal disclaimers

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

12.7 ElectroMagnetic Compatibility (EMC)

Radiated emission measurements according to the IEC61967-2 standard using the TEM-cell method are shown for the LPC1114FBD48/302 in Table 32.

Table 32. ElectroMagnetic Compatibility (EMC) for part LPC1114FBD48/302 (TEM-cell method)

 $V_{DD} = 3.3 V; T_{amb} = 25 °C.$

Parameter	Frequency band	System clock =	Unit		
		12 MHz	24 MHz	48 MHz	
Input clock: I	RC (12 MHz)				
maximum peak level	150 kHz to 30 MHz	-7	-5	-7	dBμV
	30 MHz to 150 MHz	-2	1	10	dBμV
	150 MHz to 1 GHz	4	8	16	dBμV
IEC level ^[1]	-	0	N	М	-
Input clock: o	crystal oscillator (12 N	lHz)			
maximum peak level	150 kHz to 30 MHz	-7	-7	-7	dBμV
	30 MHz to 150 MHz	-2	1	8	dBμV
	150 MHz to 1 GHz	4	7	14	dBμV
IEC level ^[1]	-	0	Ν	Μ	-

[1] IEC levels refer to Appendix D in the IEC61967-2 Specification.

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller



NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller

