

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1112fhn33-102-5">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1112fhn33-102-5</a>

**Table 1.** Ordering information ...continued

Type number	Package		
	Name	Description	Version
LPC1114FHI33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a
LPC1114FHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a
LPC1114JHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a
LPC1114FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1114JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1114FHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1114JHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1114FHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1114JHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1113FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1113FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1113FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1113JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1114FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1114FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1114FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1114JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1114FBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1114JBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1114FBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1114JBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
LPC1115FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2

## 6. Pinning information

### 6.1 Pinning

Table 3. Pin description overview

Part	Pin description table	Pinning diagram
LPC1110FD20	<a href="#">Table 4</a>	<a href="#">Figure 8</a>
LPC1111FDH20/002	<a href="#">Table 4</a>	<a href="#">Figure 9</a>
LPC1112FD20/102	<a href="#">Table 4</a>	<a href="#">Figure 10</a>
LPC1112FDH20/102	<a href="#">Table 5</a>	<a href="#">Figure 9</a>
LPC1112FHN24/202	<a href="#">Table 6</a>	<a href="#">Figure 11</a>
LPC1112FDH28/102	<a href="#">Table 7</a>	<a href="#">Figure 12</a>
LPC1114FDH28/102	<a href="#">Table 7</a>	<a href="#">Figure 13</a>
LPC1114FN28/102	<a href="#">Table 7</a>	<a href="#">Figure 13</a>
LPC1111FHN33/101	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1111FHN33/102	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1111JHN33/103	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1111FHN33/103	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1111FHN33/201	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1111FHN33/202	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1111FHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1111JHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1112FHN33/101	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1112FHN33/102	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1112FHN33/103	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1112JHN33/103	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1112FHN33/201	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1112FHN33/202	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1112FHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1112JHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1113FHN33/201	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1113FHN33/202	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1113FHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1113JHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1113FHN33/301	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1113FHN33/302	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1113FHN33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1113JHN33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHN33/201	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1114FHN33/202	<a href="#">Table 9</a>	<a href="#">Figure 6</a>

**Table 3. Pin description overview**

Part	Pin description table	Pinning diagram
LPC1114FHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114JHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHN33/301	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1114FHN33/302	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1114JHN33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHN33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHN33/333	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114JHN33/333	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHI33/302	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1114FHI33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114JHI33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1113FBD48/301	<a href="#">Table 8</a>	<a href="#">Figure 3</a>
LPC1113FBD48/302	<a href="#">Table 8</a>	<a href="#">Figure 3</a>
LPC1113FBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1113JBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114FBD48/301	<a href="#">Table 8</a>	<a href="#">Figure 3</a>
LPC1114FBD48/302	<a href="#">Table 8</a>	<a href="#">Figure 3</a>
LPC1114FBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114JBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114FBD48/323	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114JBD48/323	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114FBD48/333	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114JBD48/333	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1115FBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1115JBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1115FET48/303	<a href="#">Table 10</a>	<a href="#">Figure 5</a>
LPC1115JET48/303	<a href="#">Table 10</a>	<a href="#">Figure 5</a>

**Table 4. LPC1100L series: LPC1110/11/12 pin description table (SO20 and TSSOP20 package with I<sup>2</sup>C-bus pins) ...continued**

Symbol	Pin SO20/ TSSOP20	Start logic input	Type	Reset state [1]	Description
R/PIO0_11/ AD0/CT32B0_MAT3	4 [5]	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
			I	-	<b>AD0</b> — A/D converter, input 0.
			O	-	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_7			I/O		<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	7 [5]	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_0</b> — General purpose digital input/output pin.
			I	-	<b>AD1</b> — A/D converter, input 1.
			I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	8 [5]	no	O	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_1</b> — General purpose digital input/output pin.
			I	-	<b>AD2</b> — A/D converter, input 2.
			O	-	<b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	9 [5]	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_2</b> — General purpose digital input/output pin.
			I	-	<b>AD3</b> — A/D converter, input 3.
			O	-	<b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/ AD4/CT32B1_MAT2	10 [5]	no	I/O	I; PU	<b>SWDIO</b> — Serial wire debug input/output.
			I/O	-	<b>PIO1_3</b> — General purpose digital input/output pin.
			I	-	<b>AD4</b> — A/D converter, input 4.
			O	-	<b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.
PIO1_6/RXD/ CT32B0_MAT0	11 [3]	no	I/O	I; PU	<b>PIO1_6</b> — General purpose digital input/output pin.
			I	-	<b>RXD</b> — Receiver input for UART.
			O	-	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	12 [3]	no	I/O	I; PU	<b>PIO1_7</b> — General purpose digital input/output pin.
			O	-	<b>TXD</b> — Transmitter output for UART.
			O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
V <sub>DD</sub>	15	-	-	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	14 [6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	13 [6]	-	O	-	Output from the oscillator amplifier.
V <sub>SS</sub>	16	-	-	-	Ground.

**Table 8.** LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ...continued

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
PIO1_6/RXD/ CT32B0_MAT0	46[3]	no	I/O	I; PU	<b>PIO1_6</b> — General purpose digital input/output pin.
			I	-	<b>RXD</b> — Receiver input for UART.
			O	-	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	47[3]	no	I/O	I; PU	<b>PIO1_7</b> — General purpose digital input/output pin.
			O	-	<b>TXD</b> — Transmitter output for UART.
			O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
PIO1_8/ CT16B1_CAP0	9[3]	no	I/O	I; PU	<b>PIO1_8</b> — General purpose digital input/output pin.
			I	-	<b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.
PIO1_9/ CT16B1_MAT0	17[3]	no	I/O	I; PU	<b>PIO1_9</b> — General purpose digital input/output pin.
			O	-	<b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.
PIO1_10/AD6/ CT16B1_MAT1	30[5]	no	I/O	I; PU	<b>PIO1_10</b> — General purpose digital input/output pin.
			I	-	<b>AD6</b> — A/D converter, input 6.
			O	-	<b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.
PIO1_11/AD7	42[5]	no	I/O	I; PU	<b>PIO1_11</b> — General purpose digital input/output pin.
			I	-	<b>AD7</b> — A/D converter, input 7.
PIO2_0 to PIO2_11			I/O		<b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.
PIO2_0/DTR/SSEL1	2[3]	no	I/O	I; PU	<b>PIO2_0</b> — General purpose digital input/output pin.
			O	-	<b>DTR</b> — Data Terminal Ready output for UART.
			I/O	-	<b>SSEL1</b> — Slave Select for SPI1.
PIO2_1/DSR/SCK1	13[3]	no	I/O	I; PU	<b>PIO2_1</b> — General purpose digital input/output pin.
			I	-	<b>DSR</b> — Data Set Ready input for UART.
			I/O	-	<b>SCK1</b> — Serial clock for SPI1.
PIO2_2/DCD/MISO1	26[3]	no	I/O	I; PU	<b>PIO2_2</b> — General purpose digital input/output pin.
			I	-	<b>DCD</b> — Data Carrier Detect input for UART.
			I/O	-	<b>MISO1</b> — Master In Slave Out for SPI1.
PIO2_3/RI/MOSI1	38[3]	no	I/O	I; PU	<b>PIO2_3</b> — General purpose digital input/output pin.
			I	-	<b>RI</b> — Ring Indicator input for UART.
			I/O	-	<b>MOSI1</b> — Master Out Slave In for SPI1.
PIO2_4	19[3]	no	I/O	I; PU	<b>PIO2_4</b> — General purpose digital input/output pin.
PIO2_5	20[3]	no	I/O	I; PU	<b>PIO2_5</b> — General purpose digital input/output pin.
PIO2_6	1[3]	no	I/O	I; PU	<b>PIO2_6</b> — General purpose digital input/output pin.
PIO2_7	11[3]	no	I/O	I; PU	<b>PIO2_7</b> — General purpose digital input/output pin.
PIO2_8	12[3]	no	I/O	I; PU	<b>PIO2_8</b> — General purpose digital input/output pin.
PIO2_9	24[3]	no	I/O	I; PU	<b>PIO2_9</b> — General purpose digital input/output pin.
PIO2_10	25[3]	no	I/O	I; PU	<b>PIO2_10</b> — General purpose digital input/output pin.
PIO2_11/SCK0	31[3]	no	I/O	I; PU	<b>PIO2_11</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ...continued

Symbol	LQFP48	TFBGA48	Start logic input	Type	Reset state [1]	Description	
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	40 <sup>[5]</sup>	A6 <sup>[5]</sup>	no	I/O	I; PU	<b>PIO1_4</b> — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.	
					I	-	<b>AD5</b> — A/D converter, input 5.
					O	-	<b>CT32B1_MAT3</b> — Match output 3 for 32-bit timer 1.
PIO1_5/RTS/ CT32B0_CAP0	45 <sup>[3]</sup>	A3 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_5</b> — General purpose digital input/output pin.	
					O	-	<b>RTS</b> — Request To Send output for UART.
					I	-	<b>CT32B0_CAP0</b> — Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/ CT32B0_MAT0	46 <sup>[3]</sup>	B3 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_6</b> — General purpose digital input/output pin.	
					I	-	<b>RXD</b> — Receiver input for UART.
					O	-	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	47 <sup>[3]</sup>	B2 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_7</b> — General purpose digital input/output pin.	
					O	-	<b>TXD</b> — Transmitter output for UART.
					O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
PIO1_8/ CT16B1_CAP0	9 <sup>[3]</sup>	F2 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_8</b> — General purpose digital input/output pin.	
					I	-	<b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.
PIO1_9/ CT16B1_MAT0/ MOSI1	17 <sup>[3]</sup>	G4 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_9</b> — General purpose digital input/output pin.	
					O	-	<b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.
					I/O	-	<b>MOSI1</b> — Master Out Slave In for SPI1.
PIO1_10/AD6/ CT16B1_MAT1/ MISO1	30 <sup>[5]</sup>	E8 <sup>[5]</sup>	no	I/O	I; PU	<b>PIO1_10</b> — General purpose digital input/output pin.	
					I	-	<b>AD6</b> — A/D converter, input 6.
					O	-	<b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.
					I/O	-	<b>MISO1</b> — Master In Slave Out for SPI1.
PIO1_11/AD7/ CT32B1_CAP1	42 <sup>[5]</sup>	A5 <sup>[5]</sup>	no	I/O	I; PU	<b>PIO1_11</b> — General purpose digital input/output pin.	
					I	-	<b>AD7</b> — A/D converter, input 7.
					I	-	<b>CT32B1_CAP1</b> — Capture input 1 for 32-bit timer 1.
PIO2_0 to PIO2_11				I/O		<b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.	
PIO2_0/DTR/SSEL1	2 <sup>[3]</sup>	B1 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO2_0</b> — General purpose digital input/output pin.	
					O	-	<b>DTR</b> — Data Terminal Ready output for UART.
					I/O	-	<b>SSEL1</b> — Slave Select for SPI1.
PIO2_1/DSR/SCK1	13 <sup>[3]</sup>	H1 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO2_1</b> — General purpose digital input/output pin.	
					I	-	<b>DSR</b> — Data Set Ready input for UART.
					I/O	-	<b>SCK1</b> — Serial clock for SPI1.

## 8. Limiting values

**Table 12. Limiting values**In accordance with the Absolute Maximum Rating System (IEC 60134).<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage (core and external rail)		[2]	-0.5	+4.6
V <sub>I</sub>	input voltage	5 V tolerant I/O pins; only valid when the V <sub>DD</sub> supply voltage is present	[2][3]	-0.5	+5.5
		5 V tolerant open-drain pins PIO0_4 and PIO0_5	[2][4]	-0.5	+5.5
V <sub>IA</sub>	analog input voltage	pin configured as analog input	[2][5]	-0.5	4.6
I <sub>DD</sub>	supply current	per supply pin	-	100	mA
I <sub>SS</sub>	ground current	per ground pin	-	100	mA
I <sub>latch</sub>	I/O latch-up current	-(0.5V <sub>DD</sub> ) < V <sub>I</sub> < (1.5V <sub>DD</sub> ); T <sub>j</sub> < 125 °C	-	100	mA
T <sub>stg</sub>	storage temperature	non-operating	[6]	-65	+150
T <sub>j(max)</sub>	maximum junction temperature		-	150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V <sub>ESD</sub>	electrostatic discharge voltage	human body model; all pins	[7]	-	+6500

[1] The following applies to the limiting values:

- a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.
- c) The limiting values are stress ratings only. Operating the part at these values is not recommended, and proper operation is not guaranteed. The conditions for functional operation are specified in [Table 16](#).

[2] Maximum/minimum voltage above the maximum operating voltage (see [Table 16](#)) and below ground that can be applied for a short time (< 10 ms) to a device without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device.

[3] Including voltage on outputs in 3-state mode.

[4] V<sub>DD</sub> present or not present. Compliant with the I<sup>2</sup>C-bus standard. 5.5 V can be applied to this pin when V<sub>DD</sub> is powered down.

[5] See [Table 18](#) for maximum operating voltage.

[6] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined based on required shelf lifetime. Please refer to the JEDEC spec (J-STD-033B.1) for further details.

[7] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

## 9. Thermal characteristics

The average chip junction temperature,  $T_j$  ( $^{\circ}$ C), can be calculated using the following equation:

$$T_j = T_{amb} + (P_D \times R_{th(j-a)}) \quad (1)$$

- $T_{amb}$  = ambient temperature ( $^{\circ}$ C),
- $R_{th(j-a)}$  = the package junction-to-ambient thermal resistance ( $^{\circ}$ C/W)
- $P_D$  = sum of internal and I/O power dissipation


The internal power dissipation is the product of  $I_{DD}$  and  $V_{DD}$ . The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

**Table 13. Thermal characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{j(max)}$	maximum junction temperature		-	-	125	$^{\circ}$ C



**Table 14. LPC111x/x01 Thermal resistance value ( $^{\circ}$ C/W):  $\pm 15\%$**

HVQFN33		LQFP48	
$\theta_{ja}$		$\theta_{ja}$	
<b>JEDEC (4.5 in <math>\times</math> 4 in)</b>		<b>JEDEC (4.5 in <math>\times</math> 4 in)</b>	
0 m/s	40.4	0 m/s	82.1
1 m/s	32.7	1 m/s	73.7
2.5 m/s	28.3	2.5 m/s	68.2
<b>Single-layer (4.5 in <math>\times</math> 3 in)</b>		<b>8-layer (4.5 in <math>\times</math> 3 in)</b>	
0 m/s	84.8	0 m/s	115.2
1 m/s	61.6	1 m/s	94.7
2.5 m/s	53.1	2.5 m/s	86.3
$\theta_{jc}$	20.3	$\theta_{jc}$	29.6
$\theta_{jb}$	1.1	$\theta_{jb}$	34.2



- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error ( $E_D$ ).
- (4) Integral non-linearity ( $E_{L(\text{adj})}$ ).
- (5) Center of a step of the actual transfer curve.

Fig 17. ADC characteristics




## 10.9 Peripheral power consumption

The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCFG and PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code is executed. Measured on a typical sample at  $T_{amb} = 25^{\circ}\text{C}$ . Unless noted otherwise, the system oscillator and PLL are running in both measurements.


The supply currents are shown for system clock frequencies of 12 MHz and 48 MHz.

**Table 21. Power consumption for individual analog and digital blocks**

Peripheral	Typical supply current in mA			Notes
	n/a	12 MHz	48 MHz	
IRC	0.27	-	-	System oscillator running; PLL off; independent of main clock frequency.
System oscillator at 12 MHz	0.22	-	-	IRC running; PLL off; independent of main clock frequency.
Watchdog oscillator at 500 kHz/2	0.004	-	-	System oscillator running; PLL off; independent of main clock frequency.
BOD	0.051	-	-	Independent of main clock frequency.
Main PLL	-	0.21	-	
ADC	-	0.08	0.29	
CLKOUT	-	0.12	0.47	Main clock divided by 4 in the CLKOUTDIV register.
CT16B0	-	0.02	0.06	
CT16B1	-	0.02	0.06	
CT32B0	-	0.02	0.07	
CT32B1	-	0.02	0.06	
GPIO	-	0.23	0.88	GPIO pins configured as outputs and set to LOW. Direction and pin state are maintained if the GPIO is disabled in the SYSAHBCLKCFG register.
IOCONFIG	-	0.03	0.10	
I2C	-	0.04	0.13	
ROM	-	0.04	0.15	
SPI0	-	0.12	0.45	
SPI1	-	0.12	0.45	
UART	-	0.22	0.82	
WDT/WWDT	-	0.02	0.06	Main clock selected as clock source for the WDT.



**Fig 38. Typical LOW-level output current  $I_{OL}$  versus LOW-level output voltage  $V_{OL}$**



**Fig 39. Typical HIGH-level output voltage  $V_{OH}$  versus HIGH-level output source current  $I_{OH}$**


### 11.3 External clock

**Table 24. Dynamic characteristic: external clock**  
 $T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $V_{DD}$  over specified ranges.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ <sup>[2]</sup>	Max	Unit
$f_{osc}$	oscillator frequency		1	-	25	MHz
$T_{cy(clk)}$	clock cycle time		40	-	1000	ns
$t_{CHCX}$	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
$t_{CLCX}$	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
$t_{CLCH}$	clock rise time		-	-	5	ns
$t_{CHCL}$	clock fall time		-	-	5	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature ( $25^{\circ}\text{C}$ ), nominal supply voltages.



## 11.4 Internal oscillators


**Table 25. Dynamic characteristic: internal oscillators**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ .<sup>[1]</sup>


Symbol	Parameter	Conditions	Min	Typ <sup>[2]</sup>	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature ( $25^{\circ}\text{C}$ ), nominal supply voltages.



fundamental mode oscillation (the fundamental frequency is represented by  $L$ ,  $C_L$  and  $R_S$ ). Capacitance  $C_P$  in Figure 50 represents the parallel package capacitance and should not be larger than 7 pF. Parameters  $F_{OSC}$ ,  $C_L$ ,  $R_S$  and  $C_P$  are supplied by the crystal manufacturer (see Table 30).



**Table 30. Recommended values for  $C_{X1}/C_{X2}$  in oscillation mode (crystal and external components parameters) low frequency mode**


Fundamental oscillation frequency $F_{osc}$	Crystal load capacitance $C_L$	Maximum crystal series resistance $R_S$	External load capacitors $C_{X1}, C_{X2}$
1 MHz to 5 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 300 Ω	39 pF, 39 pF
	30 pF	< 300 Ω	57 pF, 57 pF
5 MHz to 10 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 200 Ω	39 pF, 39 pF
	30 pF	< 100 Ω	57 pF, 57 pF
10 MHz to 15 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 60 Ω	39 pF, 39 pF
15 MHz to 20 MHz	10 pF	< 80 Ω	18 pF, 18 pF

**Table 31. Recommended values for  $C_{X1}/C_{X2}$  in oscillation mode (crystal and external components parameters) high frequency mode**

Fundamental oscillation frequency $F_{osc}$	Crystal load capacitance $C_L$	Maximum crystal series resistance $R_S$	External load capacitors $C_{X1}, C_{X2}$
15 MHz to 20 MHz	10 pF	< 180 Ω	18 pF, 18 pF
	20 pF	< 100 Ω	39 pF, 39 pF
20 MHz to 25 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 80 Ω	39 pF, 39 pF

**HVQFN24: plastic thermal enhanced very thin quad flat package; no leads;  
24 terminals; body 4 x 4 x 0.85 mm**

SOT616-3



DIMENSIONS (mm are the original dimensions)


UNIT	A <sup>(1)</sup> max.	A1	b	c	D <sup>(1)</sup>	D <sub>h</sub>	E <sup>(1)</sup>	E <sub>h</sub>	e	e <sub>1</sub>	e <sub>2</sub>	L	v	w	y	y <sub>1</sub>
mm	1 0.00	0.05 0.18	0.30 0.2	0.2	4.1 3.9	2.75 2.45	4.1 3.9	2.75 2.45	0.5	2.5	2.5	0.5 0.3	0.1	0.05	0.05	0.1

**Note**

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT616-3	---	MO-220	---			04-11-19 05-03-10

Fig 61. Package outline SOT616-3 (HVQFN24)

**Fig 64. Reflow soldering of the TSSOP20 package**





Fig 66. Reflow soldering of the HVQFN24 package

**Fig 69. Reflow soldering of the LQFP48 package**

## 15. Abbreviations

---

**Table 33. Abbreviations**

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
GPIO	General Purpose Input/Output
PLL	Phase-Locked Loop
RC	Resistor-Capacitor
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TEM	Transverse ElectroMagnetic
UART	Universal Asynchronous Receiver/Transmitter

## 16. References

---

- [1] LPC111x/LPC11Cxx User manual UM10398:  
[http://www.nxp.com/documents/user\\_manual/UM10398.pdf](http://www.nxp.com/documents/user_manual/UM10398.pdf)
- [2] LPC111x Errata sheet:  
[http://www.nxp.com/documents/errata\\_sheet/ES\\_LPC111X.pdf](http://www.nxp.com/documents/errata_sheet/ES_LPC111X.pdf)