

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1112fhn33-103-5


6. Pinning information

6.1 Pinning

Table 3. Pin description overview

Part	Pin description table	Pinning diagram
LPC1110FD20	Table 4	Figure 8
LPC1111FDH20/002	Table 4	Figure 9
LPC1112FD20/102	Table 4	Figure 10
LPC1112FDH20/102	Table 5	Figure 9
LPC1112FHN24/202	Table 6	Figure 11
LPC1112FDH28/102	Table 7	Figure 12
LPC1114FDH28/102	Table 7	Figure 13
LPC1114FN28/102	Table 7	Figure 13
LPC1111FHN33/101	Table 9	Figure 6
LPC1111FHN33/102	Table 9	Figure 6
LPC1111JHN33/103	Table 11	Figure 7
LPC1111FHN33/103	Table 11	Figure 7
LPC1111FHN33/201	Table 9	Figure 6
LPC1111FHN33/202	Table 9	Figure 6
LPC1111FHN33/203	Table 11	Figure 7
LPC1111JHN33/203	Table 11	Figure 7
LPC1112FHN33/101	Table 9	Figure 6
LPC1112FHN33/102	Table 9	Figure 6
LPC1112FHN33/103	Table 11	Figure 7
LPC1112JHN33/103	Table 11	Figure 7
LPC1112FHN33/201	Table 9	Figure 6
LPC1112FHN33/202	Table 9	Figure 6
LPC1112FHN33/203	Table 11	Figure 7
LPC1112JHN33/203	Table 11	Figure 7
LPC1112FHI33/202	Table 9	Figure 6
LPC1112FHI33/203	Table 11	Figure 7
LPC1112JHI33/203	Table 11	Figure 7
LPC1113FHN33/201	Table 9	Figure 6
LPC1113FHN33/202	Table 9	Figure 6
LPC1113FHN33/203	Table 11	Figure 7
LPC1113JHN33/203	Table 11	Figure 7
LPC1113FHN33/301	Table 9	Figure 6
LPC1113FHN33/302	Table 9	Figure 6
LPC1113FHN33/303	Table 11	Figure 7
LPC1113JHN33/303	Table 11	Figure 7
LPC1114FHN33/201	Table 9	Figure 6
LPC1114FHN33/202	Table 9	Figure 6








Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages)

Symbol	Pin TSSOP28/		Start logic input	Туре	_	Description
PIO0_0 to PIO0_11				I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	23	<u>[2]</u>	yes	I	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	24	[3]	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	25	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	26	[3]	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	27	[4]	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).
				I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	5	[4]	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).
				I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	6	[3]	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	28	[3]	yes	I/O	I; PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).
				I	-	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package)

Symbol	Pin	Start logic input	Туре	Reset state	Description				
PIO0_0 to PIO0_11			I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.				
RESET/PIO0_0	3[2]	yes	I	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.				
					In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.				
			I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.				
PIO0_1/CLKOUT/ CT32B0_MAT2	4 <u>[3]</u>	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.				
			0	-	CLKOUT — Clockout pin.				
			0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.				
PIO0_2/SSEL0/	10 ^[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.				
CT16B0_CAP0			I/O	-	SSEL0 — Slave Select for SPI0.				
			I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.				
PIO0_3	14[<u>3]</u>	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.				
PIO0_4/SCL	15 ^[4]	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).				
			I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.				
PIO0_5/SDA	16 ^[4]	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).				
			I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.				
PIO0_6/SCK0	22[3]	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.				
			I/O	-	SCK0 — Serial clock for SPI0.				
PIO0_7/CTS	23[3]	yes	I/O	I; PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).				
			I	-	CTS — Clear To Send input for UART.				
PIO0_8/MISO0/	27 ^[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.				
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.				
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.				
PIO0_9/MOSI0/	28[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.				
CT16B0_MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.				
			0	_	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.				

29 of 127

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package)

Symbol		Pin	Start logic input	Туре		Description
PIO0_0 to						Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PI	O0_0	2[2]	yes	I	I;PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/C CT32B0_I		3[3]	yes	I/O	I;PU	PIOO_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			CLKOUT — Clock out pin.			
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/S		8 <u>[3]</u>	yes	I/O	I;PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_0	CAP0			I/O	-	SSEL0 — Slave select for SPI0.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3		9 <u>[3]</u>	yes	I/O	I;PU	PIO0_3 — General purpose digital input/output pin.
PIO0_4/S	CL	10[4]	yes	I/O	I;IA	PIO0_4 — General purpose digital input/output pin (open-drain).
				I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SI	DA	11 ^[4]	yes	I/O	I;IA	PIO0_5 — General purpose digital input/output pin (open-drain).
				I/O	-	SDA — I^2C -bus, open-drain data input/output. High-current sink only if I^2C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/S	CK0	15 <u>[3]</u>	yes	I/O	I;PU	PIO0_6 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/C	TS	16 ^[3]	yes	I/O	I;PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).
				I	-	CTS — Clear To Send input for UART.
PIO0_8/M		17 ^[3]	yes	I/O	I;PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_I	MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/M	OSI0/	18 ^[3]	yes	I/O	I;PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_I	MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWCLK/P	IO0_10/	19 ^[3]	yes	I	I;PU	SWCLK — Serial wire clock.
SCK0/	MATO			I/O	-	PIO0_10 — General purpose digital input/output pin.
CT16B0_I	viA I Z			I/O	-	SCK0 — Serial clock for SPI0.
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

Symbol	Pin	Start logic input	Туре	Reset state							
R/PIO0_11/AD0/ CT32B0_MAT3	21 ^[5]	yes	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.						
			I/O	-	PIO0_11 — General purpose digital input/output pin.						
			I	-	AD0 — A/D converter, input 0.						
			0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.						
PIO1_0 to PIO1_11					Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.						
R/PIO1_0/AD1/ CT32B1_CAP0	22 ^[5]	yes	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.						
			I/O	-	PIO1_0 — General purpose digital input/output pin.						
			I	-	AD1 — A/D converter, input 1.						
			I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.						
R/PIO1_1/AD2/ CT32B1_MAT0	23 ^[5]	no	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.						
			I/O	-	PIO1_1 — General purpose digital input/output pin.						
			I	-	AD2 — A/D converter, input 2.						
			0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.						
R/PIO1_2/AD3/ CT32B1_MAT1	24[5]	no	-	I;PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.						
			I/O	-	PIO1_2 — General purpose digital input/output pin.						
			I	-	AD3 — A/D converter, input 3.						
			0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.						
SWDIO/PIO1_3/	25 ^[5]	no	I/O	I;PU	SWDIO — Serial wire debug input/output.						
AD4/CT32B1_MAT2			I/O	-	PIO1_3 — General purpose digital input/output pin.						
			I	-	AD4 — A/D converter, input 4.						
			0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.						
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP 26 ^[5] no I/O I;PU PI fill po HI		I;PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.								
			I	-	AD5 — A/D converter, input 5.						
			0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.						
PIO1_5/RTS/	30[3]	no	I/O	I;PU	PIO1_5 — General purpose digital input/output pin.						
CT32B0_CAP0			0	-	RTS — Request To Send output for UART.						
			I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.						
PIO1_6/RXD/	31 <u>[3]</u>	no	I/O	I;PU	PIO1_6 — General purpose digital input/output pin.						
CT32B0_MAT0			I	-	RXD — Receiver input for UART.						
			0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.						

34 of 127

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ...continued

Symbol	LQFP48	TFBGA48	Start logic input	Туре	Reset state	Description
PIO3_2/DCD/	43[<u>3]</u>	A4[3]	no	I/O	I; PU	PIO3_2 — General purpose digital input/output pin.
CT16B0_MAT2/ SCK1				I	-	DCD — Data Carrier Detect input for UART.
JOINT				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
				I/O	-	SCK1 — Serial clock for SPI1.
PIO3_3/RI/	48 <u>[3]</u>	A2[3]	no	I/O	I; PU	PIO3_3 — General purpose digital input/output pin.
CT16B0_CAP0				I	-	RI — Ring Indicator input for UART.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO3_4/	18 ^[3]	H4[3]	no	I/O	I; PU	PIO3_4 — General purpose digital input/output pin.
CT16B0_CAP1/RXD				I	-	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.
				I	-	RXD — Receiver input for UART
PIO3_5/	21 ^[3]	G6[3]	no	I/O	I; PU	PIO3_5 — General purpose digital input/output pin.
CT16B1_CAP1/TXD				I	-	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.
				0	-	TXD — Transmitter output for UART
V_{DD}	8; 44	E2; B4	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	6 <u>[6]</u>	D1 ⁶	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7 <u>[6]</u>	E1[6]	-	0	-	Output from the oscillator amplifier.
V _{SS}	5; 41	D2; B5	-	I	-	Ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level (V_{DD} = 3.3 V)); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I²C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)

Symbol	Pin	Start logic input	Туре	Reset state	Description		
PIO0_0 to PIO0_11					Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.		
RESET/PIO0_0	2[2]	yes	I	I;PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.		
					In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.		
			I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.		
PIO0_1/CLKOUT/ CT32B0_MAT2	3[3]	yes	I/O	I;PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.		
			0	-	CLKOUT — Clock out pin.		
			0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.		
PIO0_2/SSEL0/	8 <u>[3]</u>	yes	I/O	I;PU	PIO0_2 — General purpose digital input/output pin.		
CT16B0_CAP0			I/O	-	SSEL0 — Slave select for SPI0.		
			I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.		
PIO0_3	9 <u>[3]</u>	yes	I/O	I;PU	PIO0_3 — General purpose digital input/output pin.		
PIO0_4/SCL	10[4]	yes	I/O	I;IA	PIO0_4 — General purpose digital input/output pin (open-drain).		
			I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_5/SDA	11[<u>4]</u>	yes	I/O	I;IA	PIO0_5 — General purpose digital input/output pin (open-drain).		
			I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_6/SCK0	15 <u>[3]</u>	yes	I/O	I;PU	PIO0_6 — General purpose digital input/output pin.		
			I/O	-	SCK0 — Serial clock for SPI0.		
PIO0_7/CTS	16 ^[3]	yes	I/O	I;PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).		
			I	-	CTS — Clear To Send input for UART.		
PIO0_8/MISO0/	17 <u>[3]</u>	yes	I/O	I;PU	PIO0_8 — General purpose digital input/output pin.		
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.		
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.		
PIO0_9/MOSI0/	18 ^[3]	yes	I/O	I;PU	PIO0_9 — General purpose digital input/output pin.		
CT16B0_MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.		
			0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.		
SWCLK/PIO0_10/	19 ^[3]	yes	I	I;PU	SWCLK — Serial wire clock.		
SCK0/			I/O	-	PIO0_10 — General purpose digital input/output pin.		
CT16B0_MAT2			I/O	-	SCK0 — Serial clock for SPI0.		
			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.		

- On the LPC1100L and LPC1100XL series, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.
- Programmable open-drain mode for series LPC1100L and LPC1100XL.

7.8 UART

The LPC1110/11/12/13/14/15 contain one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.8.1 Features

- Maximum UART data bit rate of 3.125 MBit/s.
- 16 Byte Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.

7.9 SPI serial I/O controller

The LPC1100 and LPC1100L series contain two SPI controllers on the LQFP48 package and one SPI controller on the HVQFN33/TSSOP28/DIP28/TSSOP20/SO20 packages (SPI0).

The LPC1100XL series contain two SPI controllers.

Both SPI controllers support SSP features.

The SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SPI supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.9.1 Features

- Maximum SPI speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication

LPC111X

- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from (T_{cy(WDCLK)} × 256 × 4) to (T_{cy(WDCLK)} × 2²⁴ × 4) in multiples of T_{cy(WDCLK)} × 4.
- The Watchdog Clock (WDCLK) source can be selected from the Internal RC oscillator (IRC), the Watchdog oscillator, or the main clock. This gives a wide range of potential timing choices of Watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring for increased reliability.

7.15 Windowed WatchDog Timer (LPC1100L and LPC1100XL series)

Remark: The windowed watchdog timer is available on the LPC1100L and LPC1100XL series only.

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

7.15.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- · Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from (T_{cy(WDCLK)} \times 256 \times 4) to (T_{cy(WDCLK)} \times 2²⁴ \times 4) in multiples of T_{cv(WDCLK)} \times 4.
- The Watchdog Clock (WDCLK) source can be selected from the IRC or the dedicated watchdog oscillator (WDO). This gives a wide range of potential timing choices of watchdog operation under different power conditions.

7.16 Clocking and power control

7.16.1 Crystal oscillators

The LPC1110/11/12/13/14/15 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the Watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

LPC111X

Table 15. LPC111x/x02 Thermal resistance value (C/W): $\pm 15 \%$

HVQFN33		LQFP48					
θја		θја					
JEDEC (4.5 in × 4 in)		JEDEC (4.5 in × 4 in)					
0 m/s	40.8	0 m/s	83.3				
1 m/s	33.1	1 m/s	74.9				
2.5 m/s	28.7	2.5 m/s	69.4				
Single-layer (4.5 in × 3 in)		8-layer (4.5 in × 3 in)	8-layer (4.5 in × 3 in)				
0 m/s	85.2	0 m/s	116.3				
1 m/s	62	1 m/s	96				
2.5 m/s	53.5	2.5 m/s	87.5				
θјс	17.9	θјс	28.3				
θјb	1.5	θјЬ	35.5				

10.3 ADC static characteristics

Table 18. ADC static characteristics


 $T_{amb} = -40$ °C to +105 °C unless otherwise specified; ADC frequency 4.5 MHz, $V_{DD} = 2.5$ V to 3.6 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IA}	analog input voltage		0	-	V_{DD}	V
C _{ia}	analog input capacitance		-	-	1	pF
E _D	differential linearity error	[1][2]	-	-	± 1	LSB
E _{L(adj)}	integral non-linearity	[3]	-	-	± 1.5	LSB
E _O	offset error	[4]	-	-	± 3.5	LSB
E _G	gain error	<u>[5]</u>	-	-	0.6	%
E _T	absolute error	[6]	-	-	± 4	LSB
R _{vsi}	voltage source interface resistance		-	-	40	kΩ
Ri	input resistance	[7][8]	-	-	2.5	ΜΩ

- [1] The ADC is monotonic, there are no missing codes.
- [2] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 17.
- [3] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 17</u>.
- [4] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 17.
- [5] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 17.
- [6] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See <u>Figure 17</u>.
- [7] $T_{amb} = 25$ °C; maximum sampling frequency $f_s = 400$ kSamples/s and analog input capacitance $C_{ia} = 1$ pF.
- [8] Input resistance R_i depends on the sampling frequency f_s : R_i = 1 / ($f_s \times C_{ia}$).

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):


- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- · Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



Conditions: $T_{amb} = 25$ °C; active mode entered executing code while (1) {} from flash; all peripherals disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL = 0x1F); all peripheral clocks disabled; internal pull-up resistors disabled; BOD disabled; low-current mode.

- 1 MHz to 6 MHz: system oscillator enabled; PLL, IRC disabled.
- 12 MHz: IRC enabled; system oscillator, PLL disabled.
- 24 MHz to 48 MHz: IRC disabled; system oscillator, PLL enabled.

Fig 28. Active mode: Typical supply current I_{DD} versus supply voltage V_{DD} for different system clock frequencies (for LPC111xXL)



12. Application information

12.1 ADC usage notes

The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in <u>Table 18</u>:


- The ADC input trace must be short and as close as possible to the LPC1110/11/12/13/14/15 chip.
- The ADC input traces must be shielded from fast switching digital signals and noisy power supply lines.
- Because the ADC and the digital core share the same power supply, the power supply line must be adequately filtered.
- To improve the ADC performance in a very noisy environment, put the device in Sleep mode during the ADC conversion.

12.2 Use of ADC input trigger signals

For applications that use trigger signals to start conversions and require a precise sample frequency, ensure that the period of the trigger signal is an integral multiple of the period of the ADC clock.

12.3 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i = 100$ pF. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV (RMS) is needed.



In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (<u>Figure 49</u>), with an amplitude between 200 mV (RMS) and 1000 mV (RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTALOUT pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in <u>Figure 50</u> and in <u>Table 30</u> and <u>Table 31</u>. Since the feedback resistance is integrated on chip, only a crystal and the capacitances C_{X1} and C_{X2} need to be connected externally in case of


LPC111X

All information provided in this document is subject to legal disclaimers

© NXP Semiconductors N.V. 2014. All rights reserved.

12.8 ADC effective input impedance

A simplified diagram of the ADC input channels can be used to determine the effective input impedance seen from an external voltage source. See <u>Figure 53</u>.



The effective input impedance, R_{in} , seen by the external voltage source, V_{EXT} , is the parallel impedance of ((1/f_s x C_{ia}) + R_{mux} + R_{sw}) and (1/f_s x C_{io}), and can be calculated using Equation 2 with

f_s = sampling frequency

Cia = ADC analog input capacitance

R_{mux} = analog mux resistance

R_{sw} = switch resistance

C_{io} = pin capacitance

$$R_{in} = \left(\frac{1}{f_s \times C_{ia}} + R_{mux} + R_{sw}\right) \| \left(\frac{1}{f_s \times C_{io}}\right)$$
 (2)

Under nominal operating condition $V_{DD} = 3.3 \text{ V}$ and with the maximum sampling frequency fs = 400 kHz, the parameters assume the following values:

 $C_{ia} = 1 pF (max)$

 $R_{\text{mux}} = 2 \text{ k}\Omega \text{ (max)}$


 $R_{sw} = 1.3 k\Omega (max)$

 $C_{io} = 7.1 pF (max)$

The effective input impedance with these parameters is $R_{in} = 308 \text{ k}\Omega$.

DIP28: plastic dual in-line package; 28 leads (600 mil)

SOT117-1




				,											
UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	5.1	0.51	4	1.7 1.3	0.53 0.38	0.32 0.23	36 35	14.1 13.7	2.54	15.24	3.9 3.4	15.80 15.24	17.15 15.90	0.25	1.7
inches	0.2	0.02	0.16	0.066 0.051	0.020 0.014	0.013 0.009	1.41 1.34	0.56 0.54	0.1	0.6	0.15 0.13	0.62 0.60	0.68 0.63	0.01	0.067

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT117-1	051G05	MO-015	SC-510-28		99-12-27 03-02-13

Fig 57. Package outline SOT117-1 (DIP28)

All information provided in this document is subject to legal disclaimers.



LPC111X



LPC111X

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP Semiconductors N.V.

19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com