

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1112jhn33-203e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 32-bit ARM Cortex-M0 microcontroller



### 32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description
PIO0_0 to PIO0_11					<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	2[2]	yes	1	I;PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.
					In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
			I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	3 <u>[3]</u>	yes	I/O	I;PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			0	-	CLKOUT — Clock out pin.
			0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	8 <u>[3]</u>	yes	I/O	I;PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0			I/O	-	SSEL0 — Slave select for SPI0.
			I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	9 <u>[3]</u>	yes	I/O	I;PU	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	10 <u>[4]</u>	yes	I/O	I;IA	PIO0_4 — General purpose digital input/output pin (open-drain).
			I/O	-	$\label{eq:scl} \begin{array}{l} \textbf{SCL} & = I^2 C \text{-bus, open-drain clock input/output. High-current sink only} \\ \text{if } I^2 C \text{ Fast-mode Plus is selected in the I/O configuration register.} \end{array}$
PIO0_5/SDA	11 <u><sup>[4]</sup></u>	yes	I/O	I;IA	PIO0_5 — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SDA</b> — $I^2C$ -bus, open-drain data input/output. High-current sink only if $I^2C$ Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	15 <u>[3]</u>	yes	I/O	I;PU	PIO0_6 — General purpose digital input/output pin.
			I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	16 <u>[3]</u>	yes	I/O	I;PU	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
			I	-	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	17 <u>[3]</u>	yes	I/O	I;PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	18 <u>[3]</u>	yes	I/O	I;PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1		<b>y</b>	I/O	-	MOSI0 — Master Out Slave In for SPI0.
			0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
		I;PU	SWCLK — Serial wire clock.		
SCK0/			I/O	-	PIO0_10 — General purpose digital input/output pin.
CT16B0_MAT2			I/O	-	SCK0 — Serial clock for SPI0.
			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.

#### Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package)

### 32-bit ARM Cortex-M0 microcontroller

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Symbol	LQFP48	TFBGA48	Start logic input	Туре	Reset state [1]	Description
PIO0_0 to PIO0_11				I/O		<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	3 <u>[2]</u>	C1[2]	yes	I	I; PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	4 <u>[3]</u>	C2 <sup>[3]</sup>	yes	I/O	I; PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	10 <u><sup>[3]</sup></u>	F1 <u>[3]</u>	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	14 <u><sup>[3]</sup></u>	H2 <sup>[3]</sup>	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	15 <u><sup>[4]</sup></u>	G3 <u>[4]</u>	yes	I/O	I; IA	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
				I/O	-	<b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	16 <u><sup>[4]</sup></u>	H3 <u><sup>[4]</sup></u>	yes	I/O	I; IA	<b>PIO0_5</b> — General purpose digital input/output pin (open-drain).
				I/O	-	<b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	22 <u>[3]</u>	H6 <u>[3]</u>	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	23 <u>[3]</u>	G7 <u>[3]</u>	yes	I/O	I; PU	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
				I	-	<b>CTS</b> — Clear To Send input for UART.

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package)

### 32-bit ARM Cortex-M0 microcontroller

Symbol	LQFP48	TFBGA48	Start logic input	Туре	Reset state [1]	Description
PIO2_2/DCD/MISO1	26 <u>[3]</u>	G8 <u>[3]</u>	no	I/O	I; PU	PIO2_2 — General purpose digital input/output pin.
				I	-	DCD — Data Carrier Detect input for UART.
				I/O	-	MISO1 — Master In Slave Out for SPI1.
PIO2_3/RI/MOSI1	38 <u>[3]</u>	A7 <u>[3]</u>	no	I/O	I; PU	PIO2_3 — General purpose digital input/output pin.
				I	-	RI — Ring Indicator input for UART.
				I/O	-	MOSI1 — Master Out Slave In for SPI1.
PIO2_4/	19 <u>[3]</u>	G5 <u>[3]</u>	no	I/O	I; PU	PIO2_4 — General purpose digital input/output pin.
CT16B1_MAT1/				0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
SSEL1				0	-	SSEL1 — Slave Select for SPI1.
PIO2_5/	20 <u>[3]</u>	H5 <u>[3]</u>	no	I/O	I; PU	PIO2_5 — General purpose digital input/output pin.
CT32B0_MAT0				0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO2_6/	1 <u>[3]</u>	A1 <u>[3]</u>	no	I/O	I; PU	PIO2_6 — General purpose digital input/output pin.
CT32B0_MAT1				0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO2_7/	11 <u>[3]</u>	G2 <sup>[3]</sup>	no	I/O	I; PU	PIO2_7 — General purpose digital input/output pin.
CT32B0_MAT2/RXD				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
				I	-	RXD — Receiver input for UART.
PIO2_8/	12 <u>[3]</u>	G1 <u>3</u>	no	I/O	I; PU	PIO2_8 — General purpose digital input/output pin.
CT32B0_MAT3/TXD				0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
				0	-	TXD — Transmitter output for UART.
PIO2_9/	24 <u>[3]</u>	H7 <u>[3]</u>	no	I/O	I; PU	PIO2_9 — General purpose digital input/output pin.
CT32B0_CAP0				I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
PIO2_10	25 <u>[3]</u>	H8 <u>[3]</u>	no	I/O	I; PU	PIO2_10 — General purpose digital input/output pin.
PIO2_11/SCK0/	31 <u>[3]</u>	D7 <u>[3]</u>	no	I/O	I; PU	PIO2_11 — General purpose digital input/output pin.
CT32B0_CAP1				I/O	-	SCK0 — Serial clock for SPI0.
				I	-	CT32B0_CAP1 — Capture input for 32-bit timer 0.
PIO3_0 to PIO3_5				I/O		<b>Port 3</b> — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_6 to PIO3_11 are not available.
PIO3_0/DTR/	36 <u>[3]</u>	B8[3]	no	I/O	I; PU	PIO3_0 — General purpose digital input/output pin.
CT16B0_MAT0/TXD				0	-	DTR — Data Terminal Ready output for UART.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
				0	-	TXD — Transmitter Output for UART.
PIO3_1/DSR/	37 <u>[3]</u>	A8[3]	no	I/O	I; PU	PIO3_1 — General purpose digital input/output pin.
CT16B0_MAT1/RXD				I	-	DSR — Data Set Ready input for UART.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
				I	-	<b>RXD</b> — Receiver input for UART.

### Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ... continued

### 32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description		
R/PIO0_11/AD0/ CT32B0_MAT3	21 <u>5</u> ]	yes	-	I;PU R — Reserved. Configure for an alternate function in the block.			
			I/O	-	PIO0_11 — General purpose digital input/output pin.		
			I	-	AD0 — A/D converter, input 0.		
			0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.		
PIO1_0 to PIO1_11					<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.		
R/PIO1_0/AD1/ CT32B1_CAP0	22 <sup>[5]</sup>	yes	-	I;PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_0 — General purpose digital input/output pin.		
			I	-	AD1 — A/D converter, input 1.		
			I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.		
R/PIO1_1/AD2/ CT32B1_MAT0	23 <u>[5]</u>	no	-	I;PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_1 — General purpose digital input/output pin.		
			I	-	AD2 — A/D converter, input 2.		
			0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.		
R/PIO1_2/AD3/ CT32B1_MAT1	24 <u><sup>[5]</sup></u>	l no	-	I;PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_2 — General purpose digital input/output pin.		
			I	-	AD3 — A/D converter, input 3.		
			0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.		
SWDIO/PIO1_3/	25 <u>[5]</u>	no	I/O	I;PU	SWDIO — Serial wire debug input/output.		
AD4/CT32B1_MAT2			I/O	-	PIO1_3 — General purpose digital input/output pin.		
			I	-	AD4 — A/D converter, input 4.		
			0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.		
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	26 <sup>[5]</sup>	no	I/O	I;PU	<b>PIO1_4</b> — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.		
			I	-	AD5 — A/D converter, input 5.		
			0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.		
PIO1_5/RTS/	30 <u>[3]</u>	no	I/O	I;PU	PIO1_5 — General purpose digital input/output pin.		
CT32B0_CAP0			0	-	<b>RTS</b> — Request To Send output for UART.		
			I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.		
PIO1_6/RXD/	31 <u>[3]</u>	no	I/O	I;PU	PIO1_6 — General purpose digital input/output pin.		
CT32B0_MAT0			I	-	<b>RXD</b> — Receiver input for UART.		
			0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.		

#### Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

32-bit ARM Cortex-M0 microcontroller

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

#### 7.16.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is  $\pm$ 40 %.

### 7.16.2 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The PLL output frequency must be lower than 100 MHz. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

### 7.16.3 Clock output

The LPC1110/11/12/13/14/15 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

### 7.16.4 Wake-up process

The LPC1110/11/12/13/14/15 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the system oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

### 7.16.5 Power control

The LPC1110/11/12/13/14/15 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

#### 7.16.5.1 Power profiles (LPC1100L and LPC1100XL series only)

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1110/11/12/13/14/15 for one of the following power modes:

32-bit ARM Cortex-M0 microcontroller

HVQFN33		LQFP48	LQFP48		
өја		θја			
JEDEC (4.5 in × 4 in)		JEDEC (4.5 in × 4 in)			
0 m/s	40.8	0 m/s	83.3		
1 m/s	33.1	1 m/s	74.9		
2.5 m/s	28.7	2.5 m/s	69.4		
Single-layer (4.5 in $\times$ 3 in	)	8-layer (4.5 in × 3 in)			
0 m/s	85.2	0 m/s	116.3		
1 m/s	62	1 m/s	96		
2.5 m/s	53.5	2.5 m/s	87.5		
θјс	17.9	θјс	28.3		
θjb	1.5	θjb	35.5		

### Table 15. LPC111x/x02 Thermal resistance value (C/W): ±15 %

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I <sub>OL</sub> LOW-level output current		V <sub>OL</sub> = 0.4 V; I <sup>2</sup> C-bus pins configured as Fast-mode Plus pins	20	-	-	mA
		$2.5~V \leq V_{DD} \leq 3.6~V$				
		$1.8~V \leq V_{DD} < 2.5~V$	16	-	-	
I <sub>LI</sub> input leakage cu	input leakage current	$V_{I} = V_{DD}$ [1]	<u>6]</u> _	2	4	μA
		V <sub>1</sub> = 5 V	-	10	22	μA
Oscillator p	bins		1	L.		
V <sub>i(xtal)</sub>	crystal input voltage		-0.5	1.8	1.95	V
V <sub>o(xtal)</sub>	crystal output voltage		-0.5	1.8	1.95	V
Pin capacita	ance		1	L.		
C <sub>io</sub> input/output capacitance		pins configured for analog function	-	-	7.1	pF
		I <sup>2</sup> C-bus pins (PIO0_4 and PIO0_5)	-	-	2.5	pF
		pins configured as GPIO	-	-	2.8	pF

#### Table 16. Static characteristics (LPC1100, LPC1100L series) ... continued

 $T_{amb} = -40 \,^{\circ}\text{C}$  to +85  $\,^{\circ}\text{C}$ , unless otherwise specified.

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

 $[2] \quad T_{amb} = 25 \ ^{\circ}C.$ 

[3] I<sub>DD</sub> measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.

[4] IRC enabled; system oscillator disabled; system PLL disabled.

[5] BOD disabled.

[6] All peripherals disabled in the SYSAHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration block.

- [7] IRC disabled; system oscillator enabled; system PLL enabled.
- [8] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0x0000 18FF.
- [9] WAKEUP pin and RESET pin are pulled HIGH externally.
- [10] System oscillator enabled; IRC disabled; system PLL disabled.

[11] Low-current mode PWR\_LOW\_CURRENT selected when running the set\_power routine in the power profiles.

[12] Including voltage on outputs in 3-state mode.

[13]  $V_{DD}$  supply voltage must be present.

[14] 3-state outputs go into 3-state mode in Deep power-down mode.

[15] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[16] To  $V_{\text{SS}}.$ 

32-bit ARM Cortex-M0 microcontroller

## **10.3 ADC static characteristics**

#### Table 18. ADC static characteristics

 $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to +105  $\text{ }^{\circ}\text{C}$  unless otherwise specified; ADC frequency 4.5 MHz,  $V_{DD} = 2.5 \text{ V}$  to 3.6 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IA</sub>	analog input voltage		0	-	V <sub>DD</sub>	V
C <sub>ia</sub>	analog input capacitance		-	-	1	pF
E <sub>D</sub>	differential linearity error	[1][2]	-	-	± 1	LSB
E <sub>L(adj)</sub>	integral non-linearity	[3]	-	-	± 1.5	LSB
E <sub>O</sub>	offset error	[4]	-	-	± 3.5	LSB
E <sub>G</sub>	gain error	[5]	-	-	0.6	%
E <sub>T</sub>	absolute error	[6]	-	-	± 4	LSB
R <sub>vsi</sub>	voltage source interface resistance		-	-	40	kΩ
R <sub>i</sub>	input resistance	[7][8]	-	-	2.5	MΩ

[1] The ADC is monotonic, there are no missing codes.

[2] The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 17.

[3] The integral non-linearity (E<sub>L(adj)</sub>) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 17.

[4] The offset error (E<sub>O</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See <u>Figure 17</u>.

[5] The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See <u>Figure 17</u>.

[6] The absolute error ( $E_T$ ) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 17.

[7]  $T_{amb} = 25 \text{ °C}$ ; maximum sampling frequency  $f_s = 400 \text{ kSamples/s}$  and analog input capacitance  $C_{ia} = 1 \text{ pF}$ .

[8] Input resistance  $R_i$  depends on the sampling frequency  $f_s$ :  $R_i = 1 / (f_s \times C_{ia})$ .

32-bit ARM Cortex-M0 microcontroller

## 10.4 BOD static characteristics

 Table 19.
 BOD static characteristics<sup>[1]</sup>

 $T_{amb} = 25 \ ^{\circ}C.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>th</sub>	/th threshold voltage	interrupt level 1				
		assertion	-	2.22	-	V
		de-assertion	-	2.35	-	V
		interrupt level 2				
		assertion	-	2.52	-	V
		de-assertion	-	2.66	-	V
		interrupt level 3				
	assertion	-	2.80	-	V	
	de-assertion	-	2.90	-	V	
	reset level 0					
		assertion	-	1.46	-	V
		de-assertion	-	1.63	-	V
		reset level 1				
		assertion	-	2.06	-	V
		de-assertion	-	2.15	-	V
		reset level 2				
		assertion	-	2.35	-	V
		de-assertion	-	2.43	-	V
		reset level 3				
		assertion	-	2.63	-	V
		de-assertion	-	2.71	-	V


[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *LPC111x* user manual.

32-bit ARM Cortex-M0 microcontroller

### 10.5 Power consumption LPC1100 series (LPC111x/101/201/301)

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.




32-bit ARM Cortex-M0 microcontroller

### 10.6 Power consumption LPC1100L series (LPC111x/002/102/202/302)

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



32-bit ARM Cortex-M0 microcontroller

# 10.7 Power consumption LPC1100XL series (LPC111x/103/203/303/323/333)

T-1-1- 00	Denver en en en etter et eren		walness the supercelled and a secold at an
Table 20.	Power consumption at ver	y low frequencies	using the watchdog oscillator


Symbol	Parameter	Conditions <sup>[1]</sup>	Min	Typ[2]	Max	Unit
I <sub>DD</sub> supply current		Active mode; code				
		while(1){}				
		executed from flash				
		system clock = 8.8 kHz	-	275	-	μA
		system clock = 257 kHz	-	305	-	μA
		system clock = 515 kHz	-	335	-	μA
	system clock = 784 kHz	-	368	-	μA	
		system clock = 1028 kHz	-	396	-	μA
		system clock = 2230 kHz	-	538	-	μA
		Sleep mode;				
		system clock = 8.8 kHz	-	274	-	μA
		system clock = 257 kHz	-	285	-	μA
		system clock = 515 kHz	-	295	-	μA
	system clock = 784 kHz	-	309	-	μA	
	system clock = 1028 kHz	-	317	-	μA	
		system clock = 2230 kHz	-	368	-	μA

[1] WDT OSC enabled, V\_{DD} = 3.3 V, Temp = 25  $^\circ\text{C}.$ 


Low-current mode PWR\_LOW\_CURRENT selected when running the set\_power routine in the power profiles. I<sub>DD</sub> measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled, IRC disabled, System Oscillator disabled, System PLL disabled, BOD disabled. All peripherals disabled in the SYSAHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration block.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller



## 11.7 SPI interfaces

Table 29.	Dynamic characteristics of SPI pins in SPI mode
-----------	---

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
SPI maste	er (in SPI mode)	1		1			
T <sub>cy(clk)</sub>	clock cycle time	full-duplex mode	[1]	50	-	-	ns
		when only transmitting	[1]	40			ns
t <sub>DS</sub>	data set-up time	in SPI mode	[2]	15	-	-	ns
		$2.4~V \leq V_{DD} \leq 3.6~V$					
		$2.0~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.4~\textrm{V}$	[2]	20			ns
		$1.8 \text{ V} \le \text{V}_{DD}$ < 2.0 V	[2]	24	-	-	ns
t <sub>DH</sub>	data hold time	in SPI mode	[2]	0	-	-	ns
t <sub>v(Q)</sub>	data output valid time	in SPI mode	[2]	-	-	10	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode	[2]	0	-	-	ns
SPI slave	(in SPI mode)			1	1		I
T <sub>cy(PCLK)</sub>	PCLK cycle time			20	-	-	ns
t <sub>DS</sub>	data set-up time	in SPI mode	[3][4]	0	-	-	ns
t <sub>DH</sub>	data hold time	in SPI mode	[3][4]	$3 \times T_{cy(PCLK)} + 4$	-	-	ns
t <sub>v(Q)</sub>	data output valid time	in SPI mode	[3][4]	-	-	$3 \times T_{cy(PCLK)} + 11$	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode	[3][4]	-	-	$2 \times T_{cy(PCLK)} + 5$	ns


[1] T<sub>cy(clk)</sub> = (SSPCLKDIV × (1 + SCR) × CPSDVSR) / f<sub>main</sub>. The clock cycle time derived from the SPI bit rate T<sub>cy(clk)</sub> is a function of the main clock frequency f<sub>main</sub>, the SPI peripheral clock divider (SSPCLKDIV), the SPI SCR parameter (specified in the SSP0CR0 register), and the SPI CPSDVSR parameter (specified in the SPI clock prescale register).

[2]  $T_{amb} = -40 \text{ °C to } 105 \text{ °C}.$ 

[3]  $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$ .

[4]  $T_{amb} = 25 \text{ °C}$ ; for normal voltage supply range:  $V_{DD} = 3.3 \text{ V}$ .


32-bit ARM Cortex-M0 microcontroller



### Fig 66. Reflow soldering of the HVQFN24 package

LPC111X Product data sheet

32-bit ARM Cortex-M0 microcontroller



### 32-bit ARM Cortex-M0 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes			
Modifications:	BOD level 0 for	reset added in Table 15.	•				
LPC111X v.7.4	20120730	Product data sheet	-	LPC111X v.7.3			
Modifications:	<ul> <li>Function SSEL1 added to pin PIO2_0 in Figure 6 "LPC1100XL series pin configuration HVQFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)".</li> <li>BOD level 0 for reset and interrupt removed.</li> </ul>						
LPC111X v.7.3			-	LPC111X v.7.2			
Modifications:	<ul> <li>Corrected pinout for part LPC1112FHN24/202. Pin XTALOUT replaced by V<sub>DD</sub>. See Table 6 and Figure 10.</li> </ul>						
LPC111X v.7.2	20120604	Product data sheet	-	LPC111X v.7.1			
Modifications:	<ul> <li>For parameters I<sub>OL</sub>, V<sub>OL</sub>, I<sub>OH</sub>, V<sub>OH</sub>, changed conditions to 1.8 V ≤ V<sub>DD</sub> &lt; 2.5 V and 2.5 V ≤ V<sub>DD</sub> ≤ 3.6 V in Table 13).</li> <li>Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100XL series only).</li> </ul>						
	<ul> <li>Figure 47 u</li> <li>Added Sec</li> <li>Added LPC</li> </ul>	updated for parts with control tion 9.5 "CoreMark data" C1100L series part (LPC1 equency range corrected	, 1112FHN24/202).	ain mode.			
LPC111X v.7.1	20120401	Product data sheet	-	LPC111X v.7			
Modifications:	Added HVC	QFN33 (5x5) reflow sold	ering information.				
LPC111X v.7	20120301	Product data sheet	-	LPC1110_11_12_13_14 v.6			
Modifications:	<ul> <li>LPC1100XL series parts added (LPC1111FHN33/103, LPC1111FHN33/203, LPC1112FHN33/103, LPC1112FHN33/203, LPC1112FHI33/203, LPC1113FBD48/303, LPC1113FHN33/203, LPC1113FHN33/303, LPC1114FBD48/303, LPC1114FHN33/203, LPC1114FHN33/303, LPC1114FHI33/303, LPC1114FBD48/323, LPC1114FBD48/333, LPC1114FHN33/333, LPC1115FBD48/303).</li> </ul>						
LPC1110_11_12_13_14 v.6	20111102	Product data sheet	-	LPC1111_12_13_14 v.5			
Modifications:	<ul> <li>Parts LPC1</li> </ul>	112FHI33/202 and LPC 112FDH28/102, LPC111 DH20/102, LPC1110FD2	4FDH28/102, LPC				
LPC1111_12_13_14 v.5	20110622	Product data sheet	-	LPC1111_12_13_14 v.4			
Modifications:	<ul> <li>ADC sampling frequency corrected in Table 7 (Table note 7).</li> <li>Pull-up level specified in Table 3 to Table 4 and Section 7.7.1.</li> <li>Parameter T<sub>cy(clk)</sub> corrected on Table 17.</li> <li>WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.15.</li> <li>Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 7.12.</li> <li>Condition for parameter T<sub>stg</sub> in Table 5 updated.</li> <li>Table note 4 of Table 5 updated.</li> <li>Section 13 added.</li> </ul>						
		PLCC44 package information	ation				

### Table 34. Revision history ...continued

32-bit ARM Cortex-M0 microcontroller

## 18. Legal information

## 18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

## 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

#### 32-bit ARM Cortex-M0 microcontroller

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

## 19. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP Semiconductors N.V.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com