



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	42
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1113fbd48-302-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description			
PIO1_7/TXD/	32 <u>[3]</u>	no	I/O	I;PU	PIO1_7 — General purpose digital input/output pin.			
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.			
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.			
PIO1_8/	7 <u>[3]</u>	no	I/O	I;PU	PIO1_8 — General purpose digital input/output pin.			
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.			
PIO1_9/	12 <u>[3]</u>	no	I/O	I;PU	PIO1_9 — General purpose digital input/output pin.			
CT16B1_MAT0			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.			
PIO1_10/AD6/	20 <u>^[5]</u>	no	I/O	I;PU	PIO1_10 — General purpose digital input/output pin.			
CT16B1_MAT1			I	-	AD6 — A/D converter, input 6.			
			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.			
PIO1_11/AD7 27 ^[5] no I/O I;PU PIO1_11 — General purpose digital input/output pin.		PIO1_11 — General purpose digital input/output pin.						
			I	-	AD7 — A/D converter, input 7.			
PIO2_0					Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.			
PIO2_0/DTR	1 <u>[3]</u>	no	I/O	I;PU	PIO2_0 — General purpose digital input/output pin.			
			0	-	DTR — Data Terminal Ready output for UART.			
PIO3_0 to PIO3_5					Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.			
PIO3_2	28 <u>[3]</u>	no	I/O	I;PU	PIO3_2 — General purpose digital input/output pin.			
PIO3_4	13 <u>[3]</u>	no	I/O	I;PU	PIO3_4 — General purpose digital input/output pin.			
PIO3_5	14 <u>[3]</u>	no	I/O	I;PU	PIO3_5 — General purpose digital input/output pin.			
V _{DD}	6; 29	-	1	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.			
XTALIN	4 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.			
XTALOUT	5 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.			
V _{SS}	33	-	-	-	Thermal pad. Connect to ground.			

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for LPC111x/101/201/301, pins pulled up to full V_{DD} level on LPC111x/002/102/202/302 (V_{DD} = 3.3 V)); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 52</u> for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see Figure 51).

32-bit ARM Cortex-M0 microcontroller

Symbol	LQFP48	TFBGA48	Start logic input	Туре	Reset state [1]	Description
PIO3_2/DCD/	43 <u>[3]</u>	A4 <u>[3]</u>	no	I/O	I; PU	PIO3_2 — General purpose digital input/output pin.
CT16B0_MAT2/				I	-	DCD — Data Carrier Detect input for UART.
CONT				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
				I/O	-	SCK1 — Serial clock for SPI1.
PIO3_3/RI/	48 <u>[3]</u>	A2 <u>[3]</u>	no	I/O	I; PU	PIO3_3 — General purpose digital input/output pin.
CT16B0_CAP0				1	-	RI — Ring Indicator input for UART.
				1	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO3_4/	18 <u>^[3]</u>	H4 <u>[3]</u>	no	I/O	I; PU	PIO3_4 — General purpose digital input/output pin.
CT16B0_CAP1/RXD				1	-	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.
				1	-	RXD — Receiver input for UART
PIO3_5/	21 <u>3</u>	G6 <u>[3]</u>	no	I/O	I; PU	PIO3_5 — General purpose digital input/output pin.
CT16B1_CAP1/TXD				1	-	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.
				0	-	TXD — Transmitter output for UART
V _{DD}	8; 44	E2; B4	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	6 <u>[6]</u>	D1 <u>^[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7 <u>[6]</u>	E1 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.
V _{SS}	5; 41	D2; B5	-	I	-	Ground.

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ... continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level (V_{DD} = 3.3 V)); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 52</u> for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

LPC111X

40 of 127

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description			
PIO1_7/TXD/	32 <u>[3]</u>	no	I/O	I;PU	PIO1_7 — General purpose digital input/output pin.			
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.			
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.			
PIO1_8/	7 <u>[3]</u>	no	I/O	I;PU	PIO1_8 — General purpose digital input/output pin.			
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.			
PIO1_9/	12 <u>[3]</u>	no	I/O	I;PU	PIO1_9 — General purpose digital input/output pin.			
CT16B1_MAT0/			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.			
MOSIT			I/O	-	MOSI1 — Master Out Slave In for SPI1			
PIO1_10/AD6/	20 <u>[5]</u>	no	I/O	I;PU	PIO1_10 — General purpose digital input/output pin.			
CT16B1_MAT1/			I	-	AD6 — A/D converter, input 6.			
MISOT			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.			
			I/O	-	MISO1 — Master In Slave Out for SPI1			
PIO1_11/AD7/	27 <u>[5]</u>	no	I/O	I;PU	PIO1_11 — General purpose digital input/output pin.			
CT32B1_CAP1			I	-	AD7 — A/D converter, input 7.			
			I	-	CT32B1_CAP1 — Capture input 1 for 32-bit timer 1.			
PIO2_0					Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.			
PIO2_0/DTR/SSEL1	1 <u>[3]</u>	no	I/O	I;PU	PIO2_0 — General purpose digital input/output pin.			
			0	-	DTR — Data Terminal Ready output for UART.			
			I/O	-	SSEL1 — Slave Select for SPI1.			
PIO3_0 to PIO3_5					Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.			
PIO3_2/	28 <u>[3]</u>	no	I/O	I;PU	PIO3_2 — General purpose digital input/output pin.			
CT16B0_MAT2/			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.			
5011			I/O	-	SCK1 — Serial clock for SPI1.			
PIO3_4/	13 <u>[3]</u>	no	I/O	I;PU	PIO3_4 — General purpose digital input/output pin.			
CT16B0_CAP1/RXD			I	-	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.			
			I	-	RXD — Receiver input for UART.			
PIO3_5/	14 <u>[3]</u>	no	I/O	I;PU	PIO3_5 — General purpose digital input/output pin.			
CT16B1_CAP1/TXD			I	-	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.			
			0	-	TXD — Transmitter output for UART.			

Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

32-bit ARM Cortex-M0 microcontroller

- In the LPC1110/11/12/13/14/15, the NVIC supports 32 vectored interrupts including up to 13 inputs to the start logic from individual GPIO pins.
- Four programmable interrupt priority levels with hardware priority level masking.
- Software interrupt generation.

7.5.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

7.6 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1110/11/12/13/14/15 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

7.7.1 Features

- Bit level port registers allow a single instruction to set or clear any number of bits in one write operation.
- Direction control of individual bits.
- All I/O default to inputs with pull-ups enabled after reset with the exception of the I²C-bus pins PIO0_4 and PIO0_5.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin (except for pins PIO0_4 and PIO0_5).
- On the LPC1100, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 2.6 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.

32-bit ARM Cortex-M0 microcontroller

- On the LPC1100L and LPC1100XL series, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.
- Programmable open-drain mode for series LPC1100L and LPC1100XL.

7.8 UART

The LPC1110/11/12/13/14/15 contain one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.8.1 Features

- Maximum UART data bit rate of 3.125 MBit/s.
- 16 Byte Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.

7.9 SPI serial I/O controller

The LPC1100 and LPC1100L series contain two SPI controllers on the LQFP48 package and one SPI controller on the HVQFN33/TSSOP28/DIP28/TSSOP20/SO20 packages (SPI0).

The LPC1100XL series contain two SPI controllers.

Both SPI controllers support SSP features.

The SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SPI supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.9.1 Features

- Maximum SPI speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication

32-bit ARM Cortex-M0 microcontroller

- Optional conversion on transition of input pin or timer match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

7.12 General purpose external event counter/timers

The LPC1110/11/12/13/14/15 include two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes up to two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.12.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- Up to two capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.
- Four match registers per timer that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.

7.13 System tick timer

The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

7.14 Watchdog timer (LPC1100 series, LPC111x/101/201/301)

Remark: The watchdog timer without windowed features is available on parts LPC111x/101/201/301.

The purpose of the watchdog is to reset the microcontroller within a selectable time period.

7.14.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.

32-bit ARM Cortex-M0 microcontroller

Table 17. Static characteristics (LPC1100XL series) ... continued

$T_{amb} = -40$ °C to +105 °C, unless otherwise specified.

anno	,	1				
Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
Oscillator p	pins					
V _{i(xtal)}	crystal input voltage		-0.5	1.8	1.95	V
V _{o(xtal)}	crystal output voltage		-0.5	1.8	1.95	V
Pin capacit	ance				<u>i</u>	
C _{io}	input/output capacitance	pins configured for analog function	-	-	7.1	pF
		I ² C-bus pins (PIO0_4 and PIO0_5)	-	-	2.5	pF
		pins configured as GPIO	-	-	2.8	pF

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] Low-current mode PWR_LOW_CURRENT selected when running the set_power routine in the power profiles.

[3] $T_{amb} = 25 \ ^{\circ}C.$

[4] I_{DD} measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.

[5] System oscillator enabled; IRC disabled; system PLL disabled.

[6] BOD disabled.

[7] All peripherals disabled in the SYSAHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration block.

[8] IRC enabled; system oscillator disabled; system PLL disabled.

[9] IRC disabled; system oscillator enabled; system PLL enabled.

[10] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0x0000 18FF.

[11] 105 °C spec applies only to parts with the J designator (e.g. LPC1115JET48).

- [12] WAKEUP pin and RESET pin are pulled HIGH externally.
- [13] Including voltage on outputs in 3-state mode.
- [14] V_{DD} supply voltage must be present.
- [15] 3-state outputs go into 3-state mode in Deep power-down mode.
- [16] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[17] To V_{SS}.

32-bit ARM Cortex-M0 microcontroller

10.3 ADC static characteristics

Table 18. ADC static characteristics

 $T_{amb} = -40 \text{ }^{\circ}\text{C}$ to +105 $\text{ }^{\circ}\text{C}$ unless otherwise specified; ADC frequency 4.5 MHz, $V_{DD} = 2.5 \text{ V}$ to 3.6 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IA}	analog input voltage		0	-	V _{DD}	V
C _{ia}	analog input capacitance		-	-	1	pF
E _D	differential linearity error	[1][2]	-	-	± 1	LSB
E _{L(adj)}	integral non-linearity	[3]	-	-	± 1.5	LSB
E _O	offset error	[4]	-	-	± 3.5	LSB
E _G	gain error	[5]	-	-	0.6	%
ET	absolute error	[6]	-	-	± 4	LSB
R _{vsi}	voltage source interface resistance		-	-	40	kΩ
R _i	input resistance	[7][8]	-	-	2.5	MΩ

[1] The ADC is monotonic, there are no missing codes.

[2] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 17.

[3] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 17.

[4] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See <u>Figure 17</u>.

[5] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See <u>Figure 17</u>.

[6] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 17.

[7] $T_{amb} = 25 \text{ °C}$; maximum sampling frequency $f_s = 400 \text{ kSamples/s}$ and analog input capacitance $C_{ia} = 1 \text{ pF}$.

[8] Input resistance R_i depends on the sampling frequency f_s : $R_i = 1 / (f_s \times C_{ia})$.

32-bit ARM Cortex-M0 microcontroller





LPC111X

74 of 127

32-bit ARM Cortex-M0 microcontroller





All information provided in this document is subject to legal disclaimers

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

11. Dynamic characteristics

11.1 Power-up ramp conditions

Table 22. Power-up characteristics^[1]

 $T_{amb} = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _r	rise time	at t = t_1 : 0 < V ₁ \le 400 mV [2]	0	-	500	ms
t _{wait}	wait time	[2][3]	12	-	-	μS
VI	input voltage	at $t = t_1$ on pin V_{DD}	0	-	400	mV

[1] Does not apply to the LPC1100XL series (LPC111x/103/203/303/323/333).

[2] See Figure 42.

[3] The wait time specifies the time the power supply must be at levels below 400 mV before ramping up.



11.2 Flash memory

Table 23. Flash characteristics

 $T_{amb} = -40 \text{ }^{\circ}\text{C}$ to +105 $\text{ }^{\circ}\text{C}$, unless otherwise specified. $T_{amb} = 85 \text{ }^{\circ}\text{C}$ for flash programming.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N _{endu}	endurance	[1]	10000	100000	-	cycles
t _{ret}	retention time	powered	10	-	-	years
		unpowered	20	-	-	years
t _{er}	erase time	sector or multiple consecutive sectors	95	100	105	ms
t _{prog}	programming time	[2]	0.95	1	1.05	ms

[1] Number of program/erase cycles.

[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes. Flash programming operation temperature must not exceed $T_{amb} = 85$ °C.

32-bit ARM Cortex-M0 microcontroller

11.4 Internal oscillators

Table 25. Dynamic characteristic: internal oscillators

 $T_{amb} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C; 2.7 \ V \le V_{DD} \le 3.6 \ V.[1]$

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f _{osc(RC)}	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

13. Package outline



Fig 54. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.

LPC111X

103 of 127

32-bit ARM Cortex-M0 microcontroller



Fig 60. Package outline SOT313-2 (LQFP48)

LPC111X Product data sheet © NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

14. Soldering



32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

19. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP Semiconductors N.V.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

32-bit ARM Cortex-M0 microcontroller

12.8	ADC effective input impedance 102
13	Package outline 103
14	Soldering 112
15	Abbreviations 120
16	References
17	Revision history 121
18	Legal information 124
18.1	Data sheet status 124
18.2	Definitions 124
18.3	Disclaimers 124
18.4	Trademarks 125
19	Contact information 125
20	Contents 126

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 26 March 2014 Document identifier: LPC111X