
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1113fhn33-203-5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

Type number	Package								
	Name	Description	Version						
LPC1114FHI33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a						
LPC1114FHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a						
LPC1114JHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a						
LPC1114FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a						
LPC1114JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a						
LPC1114FHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a						
LPC1114JHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a						
LPC1114FHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a						
LPC1114JHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a						
LPC1113FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1113FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1113FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1113JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1114FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1114FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1114FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1114JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1114FBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
_PC1114JBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1114FBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1114JBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						
LPC1115FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	SOT313-2						

#### Table 1. Ordering information ...continued

32-bit ARM Cortex-M0 microcontroller

Type number	Series			Power profiles	UART	I <sup>2</sup> C/ Fast+		ADC channel	GPIO	Package	Temp <u><sup>[1]</sup></u>
LPC1115JBD48/303	LPC1100XL	64 kB	8 kB	yes	1	1	2	8	42	LQFP48	J
LPC1115FET48/303	LPC1100XL	64 kB	8 kB	yes	1	1	2	8	42	TFBGA48	F
LPC1115JET48/303	LPC1100XL	64 kB	8 kB	yes	1	1	2	8	42	TFBGA48	J


#### Table 2. Ordering options ...continued


[1]  $F = -40 \degree C$  to +85  $\degree C$ ,  $J = -40 \degree C$  to +105  $\degree C$ .

### **NXP Semiconductors**

### LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller





#### 32-bit ARM Cortex-M0 microcontroller

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V<sub>DD</sub> level ); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I<sup>2</sup>C-bus pin compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 5. LPC1100L series: LPC1112 pin description table (TSSOP20 with V<sub>DDA</sub> and V<sub>SSA</sub> pins)

Symbol	Pin TSSOP20		Start logic input	Туре	Reset state [1]	Description
PIO0_0 to PIO0_11				I/O		<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	17	[2]	yes	1	I; PU RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets to device, causing I/O ports and peripherals to take on the default states, and processor execution to begin at add In deep power-down mode, this pin must be pulled HIC externally. The RESET pin can be left unconnected or used as a GPIO pin if an external RESET function is no needed and Deep power-down mode is not used.	
				I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	18	[3]	yes	I/O	I; PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	19	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	20	[3]	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

#### 32-bit ARM Cortex-M0 microcontroller

Symbol	LQFP48	TFBGA48	Start logic input	Туре	Reset state [1]	Description
PIO3_2/DCD/	43 <u>[3]</u>	A4 <u>[3]</u>	no	I/O	I; PU	PIO3_2 — General purpose digital input/output pin.
CT16B0_MAT2/ SCK1				I	-	<b>DCD</b> — Data Carrier Detect input for UART.
00111				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
				I/O	-	SCK1 — Serial clock for SPI1.
PIO3_3/RI/	48 <u>[3]</u>	A2[3]	no	I/O	I; PU	PIO3_3 — General purpose digital input/output pin.
CT16B0_CAP0				I	-	<b>RI</b> — Ring Indicator input for UART.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO3_4/	18 <u>[3]</u>	H4 <u>[3]</u>	no	I/O	I; PU	PIO3_4 — General purpose digital input/output pin.
CT16B0_CAP1/RXD				I	-	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.
				I	-	RXD — Receiver input for UART
PIO3_5/	21 <u>[3]</u>	G6 <u>[3]</u>	no	I/O	I; PU	PIO3_5 — General purpose digital input/output pin.
CT16B1_CAP1/TXD				I	-	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.
				0	-	TXD — Transmitter output for UART
V <sub>DD</sub>	8; 44	E2; B4	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	6 <u>[6]</u>	D1 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7 <u>[6]</u>	E1 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.
V <sub>SS</sub>	5; 41	D2; B5	-	I	-	Ground.

#### Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ... continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full  $V_{DD}$  level ( $V_{DD}$  = 3.3 V)); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 52</u> for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

LPC111X


40 of 127

### 32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description			
PIO1_7/TXD/	32 <u>[3]</u>	no	I/O	I;PU	PIO1_7 — General purpose digital input/output pin.			
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.			
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.			
PIO1_8/	7 <u>[3]</u>	no	I/O	I;PU	PIO1_8 — General purpose digital input/output pin.			
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.			
PIO1_9/	12 <sup>[3]</sup>	no	I/O	I;PU	PIO1_9 — General purpose digital input/output pin.			
CT16B1_MAT0/ MOSI1			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.			
MOSIT			I/O	-	MOSI1 — Master Out Slave In for SPI1			
PIO1_10/AD6/	20 <u>[5]</u>	no	I/O	I;PU	PIO1_10 — General purpose digital input/output pin.			
CT16B1_MAT1/ MISO1			I	-	AD6 — A/D converter, input 6.			
WIISO I			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.			
			I/O	-	MISO1 — Master In Slave Out for SPI1			
PIO1_11/AD7/	27 <u>[5]</u>	no	I/O	I;PU	PIO1_11 — General purpose digital input/output pin.			
CT32B1_CAP1			I	-	AD7 — A/D converter, input 7.			
			I	-	CT32B1_CAP1 — Capture input 1 for 32-bit timer 1.			
PIO2_0					<b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.			
PIO2_0/DTR/SSEL1	1 <u>[3]</u>	no	I/O	I;PU	PIO2_0 — General purpose digital input/output pin.			
			0	-	<b>DTR</b> — Data Terminal Ready output for UART.			
			I/O	-	SSEL1 — Slave Select for SPI1.			
PIO3_0 to PIO3_5					<b>Port 3</b> — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.			
PIO3_2/	28 <u>[3]</u>	no	I/O	I;PU	PIO3_2 — General purpose digital input/output pin.			
CT16B0_MAT2/ SCK1			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.			
00111			I/O	-	SCK1 — Serial clock for SPI1.			
PIO3_4/	13 <u>[3]</u>	no	I/O	I;PU	PIO3_4 — General purpose digital input/output pin.			
CT16B0_CAP1/RXD			I	-	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.			
	I - RXD — Receiver input for UAR		<b>RXD</b> — Receiver input for UART.					
PIO3_5/	14 <u>[3]</u>	no	I/O	I;PU	PIO3_5 — General purpose digital input/output pin.			
CT16B1_CAP1/TXD			I	-	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.			
			0	-	TXD — Transmitter output for UART.			

### Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

#### 32-bit ARM Cortex-M0 microcontroller



### 7.5 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M0. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

### 7.5.1 Features

• Controls system exceptions and peripheral interrupts.

#### 32-bit ARM Cortex-M0 microcontroller

- Optional conversion on transition of input pin or timer match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

### 7.12 General purpose external event counter/timers

The LPC1110/11/12/13/14/15 include two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes up to two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

### 7.12.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- Up to two capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.
- Four match registers per timer that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.

### 7.13 System tick timer

The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

### 7.14 Watchdog timer (LPC1100 series, LPC111x/101/201/301)

**Remark:** The watchdog timer without windowed features is available on parts LPC111x/101/201/301.

The purpose of the watchdog is to reset the microcontroller within a selectable time period.

### 7.14.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD</sub>	V
V <sub>hys</sub>	hysteresis voltage		-	0.4	-	V
V <sub>OH</sub>	HIGH-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OH} = -4 \ mA \end{array} \label{eq:VDD}$	$V_{DD}-0.4$	-	-	V
		$\begin{array}{l} 1.8 \ \text{V} \leq \text{V}_{\text{DD}} < 2.5 \ \text{V}; \\ \text{I}_{\text{OH}} = -3 \ \text{mA} \end{array}$	$V_{DD}-0.4$	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OL} = 4 \ mA \end{array} \label{eq:VDD}$	-	-	0.4	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}; \\ \text{I}_{\text{OL}} = 3 \text{ mA}$	-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 V;$ 2.5 V $\leq V_{DD} \leq 3.6 V$	-4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	-3	-	-	mA
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$ 2.5 V $\leq V_{DD} \leq 3.6 V$	4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	3	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	V <sub>OH</sub> = 0 V [16]	-	-	-45	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ [16]	-	-	50	mA
I <sub>pd</sub>	pull-down current	V <sub>1</sub> = 5 V	10	50	150	μA
I <sub>pu</sub>	pull-up current	$V_{I} = 0 V;$	-15	-50	-85	μA
		$2.0~V \leq V_{DD} \leq 3.6~V$				
		$1.8~\text{V} \leq \text{V}_{\text{DD}} < 2.0~\text{V}$	-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$	0	0	0	μA
High-drive o	output pin (PIO0_7)					
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = V <sub>DD</sub> ; on-chip pull-down resistor disabled	-	0.5	10	nA
I <sub>OZ</sub>	OFF-state output current	$V_O = 0 V$ ; $V_O = V_{DD}$ ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [13][14] a digital function [15]	-	-	5.0	V
Vo	output voltage	output active	0	-	V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD</sub>	V
V <sub>hys</sub>	hysteresis voltage		0.4	-	-	V

#### Table 17. Static characteristics (LPC1100XL series) ... continued $T_{amb} = -40 \ ^{\circ}C$ to +105 $^{\circ}C$ . unless otherwise specified.

32-bit ARM Cortex-M0 microcontroller

### 10.4 BOD static characteristics

 Table 19.
 BOD static characteristics<sup>[1]</sup>

 $T_{amb} = 25 \ ^{\circ}C.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>th</sub>	threshold voltage	interrupt level 1				
		assertion	-	2.22	-	V
		de-assertion	-	2.35	-	V
		interrupt level 2				
		assertion	-	2.52	-	V
		de-assertion	-	2.66	-	V
		interrupt level 3				
		assertion	-	2.80	-	V
		de-assertion	-	2.90	-	V
	reset level 0					
		assertion	-	1.46	-	V
		de-assertion	-	1.63	-	V
		reset level 1				
		assertion	-	2.06	-	V
		de-assertion	-	2.15	-	V
		reset level 2				
		assertion	-	2.35	-	V
		de-assertion	-	2.43	-	V
		reset level 3				
		assertion	-	2.63	-	V
		de-assertion	-	2.71	-	V


[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *LPC111x* user manual.

32-bit ARM Cortex-M0 microcontroller


### 10.5 Power consumption LPC1100 series (LPC111x/101/201/301)


Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



#### 32-bit ARM Cortex-M0 microcontroller






32-bit ARM Cortex-M0 microcontroller


### 10.6 Power consumption LPC1100L series (LPC111x/002/102/202/302)


Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



#### 32-bit ARM Cortex-M0 microcontroller





32-bit ARM Cortex-M0 microcontroller

### 11. Dynamic characteristics

### 11.1 Power-up ramp conditions

### Table 22. Power-up characteristics<sup>[1]</sup>


 $T_{amb} = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t <sub>r</sub>	rise time	at t = $t_1$ : 0 < V <sub>I</sub> $\le$ 400 mV	[2]	0	-	500	ms
t <sub>wait</sub>	wait time		[2][3]	12	-	-	μS
VI	input voltage	at t = $t_1$ on pin $V_{DD}$		0	-	400	mV

[1] Does not apply to the LPC1100XL series (LPC111x/103/203/303/323/333).

[2] See Figure 42.

[3] The wait time specifies the time the power supply must be at levels below 400 mV before ramping up.



### 11.2 Flash memory

#### Table 23. Flash characteristics

 $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to +105  $\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $T_{amb} = 85 \text{ }^{\circ}\text{C}$  for flash programming.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
N <sub>endu</sub>	endurance		[1]	10000	100000	-	cycles
t <sub>ret</sub>	retention time	powered		10	-	-	years
		unpowered		20	-	-	years
t <sub>er</sub>	erase time	sector or multiple consecutive sectors		95	100	105	ms
t <sub>prog</sub>	programming time		[2]	0.95	1	1.05	ms

[1] Number of program/erase cycles.

[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes. Flash programming operation temperature must not exceed  $T_{amb} = 85$  °C.

32-bit ARM Cortex-M0 microcontroller

### 11.6 I<sup>2</sup>C-bus

#### Table 28. Dynamic characteristic: I<sup>2</sup>C-bus pins<sup>[1]</sup>

 $T_{amb} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C.$ 


Symbol	Parameter		Conditions	Min	Max	Unit
f <sub>SCL</sub>	SCL clock		Standard-mode	0	100	kHz
	frequency		Fast-mode	0	400	kHz
			Fast-mode Plus	0	1	MHz
t <sub>f</sub>	fall time	[4][5][6][7]	of both SDA and SCL signals	-	300	ns
			Standard-mode			
			Fast-mode	$20 + 0.1 \times C_b$	300	ns
			Fast-mode Plus	-	120	ns
t <sub>LOW</sub> LOW period of	LOW period of		Standard-mode	4.7	-	μS
	the SCL clock		Fast-mode	1.3	-	μS
			Fast-mode Plus	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of		Standard-mode	4.0	-	μS
	the SCL clock		Fast-mode	0.6	-	μS
			Fast-mode Plus	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time	[3][4][8]	Standard-mode	0	-	μS
			Fast-mode	0	-	μS
			Fast-mode Plus	0	-	μS
t <sub>SU;DAT</sub>	data set-up	[9][10]	Standard-mode	250	-	ns
	time		Fast-mode	100	-	ns
			Fast-mode Plus	50	-	ns

[1] See the I<sup>2</sup>C-bus specification UM10204 for details.

[2] Parameters are valid over operating temperature range unless otherwise specified.

- [3] t<sub>HD;DAT</sub> is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
- [5]  $C_b$  = total capacitance of one bus line in pF.
- [6] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [8] The maximum  $t_{HD;DAT}$  could be 3.45  $\mu$ s and 0.9  $\mu$ s for Standard-mode and Fast-mode but must be less than the maximum of  $t_{VD;DAT}$  or  $t_{VD;ACK}$  by a transition time (see *UM10204*). This maximum must only be met if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9] t<sub>SU;DAT</sub> is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system but the requirement  $t_{SU;DAT} = 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.


32-bit ARM Cortex-M0 microcontroller



LPC111X

96 of 127

32-bit ARM Cortex-M0 microcontroller



HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm

Fig 59. Package outline (HVQFN33 7x7)

All information provided in this document is subject to legal disclaimers

32-bit ARM Cortex-M0 microcontroller

### 17. Revision history

Table 34. Revision hi	-	Data alteration	Charrent	Sumana da -				
Document ID	Release date	Data sheet status	Change notice	•				
LPC111X v.9.2	20140326	Product data sheet	-	LPC111X v.9.1				
Modifications:	must be pu as a GPIO	lled HIGH externally. Th pin if an external RESE	ne RESET pin can b T function is not ne	deep power-down mode, this pin be left unconnected or be used eded. See <u>Section 6.2</u> . ns updated for clarity in				
	Section 6.2	<b>v</b> .						
	Parts adde LPC1113JH LPC1114JE	d: LPC1114JHI33/303, I IN33/203, LPC1114JHN	LPC1111JHN33/103 133/303, LPC1114J 148/323, LPC1113JE	3, LPC1112JHN33/203, BD48/333, LPC1112FHI33/102, 3D48/303, LPC1113JHN33/303,				
LPC111X v.9.1	20131213	Product data sheet	-	LPC111X v.9				
Modifications:	Table 17 "S	Static characteristics (LP	C1100XL series)":	L				
	105 °C.			ver-down modes @ 25 °C and				
	LPC111	fable note 11 "105 °C sµ 4JHN33, LPC1115JBD₄	48, and LPC1115JE	T48 parts."				
			-	pin are pulled HIGH externally."				
		Static characteristics (LP		,				
	<ul> <li>Updated</li> </ul>	d Table note 9 "WAKEU	P pin and RESET p	in are pulled HIGH externally."				
LPC111X v.9	20131029	Product data sheet	-	LPC111X v.8.2				
Modifications:		C1112JHI33/203, LPC11 ET48/303 parts.	14JHN33/333, LPC	1115JBD48/303, and				
	48 "SPI sla	ve timing in SPI mode";	spec not character					
	<ul> <li>Table 22 "P LPC1100XI</li> </ul>	ower-up characteristics	[1]": Added table no	ote "Does not apply to				
LPC111X v.8.2	20130805	Product data sheet	-	LPC111X v.8.1				
Modifications:	<ul> <li>Added LPC</li> </ul>	C1115FET48/303.						
LPC111X v.8.1	20130524	Product data sheet	-	LPC111X v.8				
Modifications:	<ul> <li>Table 4 thru</li> </ul>	u Table 11: Added "5 V t	olerant pad" to RES	ET/PIO0_0 table note.				
	<ul> <li>Added Sec</li> </ul>	tion 9 "Thermal charact	eristics".					
	<ul> <li>SRAM size</li> </ul>	corrected for part LPC	1112FHN24/202 (4	kB). See Table 2.				
LPC111X v.8	20130220	Product data sheet	-	LPC111X v.7.5				
Modifications:		atic characteristics" ad	ded Pin capacitance					
	<ul> <li>Default pin</li> </ul>	<ul> <li>Table 16 "Static characteristics" added Pin capacitance section.</li> <li>Default pin state corrected for pins PIO0_4 and PIO0_5 (I; IA) in Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)".</li> </ul>						
	<ul> <li>Table 12 "L</li> </ul>	imiting values" expande	ed for clarity.					
	<ul> <li>Table 19 " F added.</li> </ul>	Power consumption at v	very low frequencies	s using the watchdog oscillator"				
	<ul> <li>Added Sec</li> </ul>	tion 12.2 "Use of ADC i	nput trigger signals'					
		tion 12.8 "ADC effective						
LPC111X v.7.5	20121002	Product data sheet	-	LPC111X v.7.4				

#### Table 34. Revision history

#### 32-bit ARM Cortex-M0 microcontroller

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

### 19. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP Semiconductors N.V.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com