

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1113fhn33-303-5">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1113fhn33-303-5</a>

Table 1. Ordering information ...continued

Type number	Package		Version
	Name	Description	
LPC1114FHI33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 5 × 5 × 0.85 mm	n/a
LPC1114FHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 5 × 5 × 0.85 mm	n/a
LPC1114JHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 5 × 5 × 0.85 mm	n/a
LPC1114FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1114JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1114FHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1114JHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1114FHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1114JHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1113FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1113FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1113FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1113JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1114FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1114FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1114FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1114JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1114FBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1114JBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1114FBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1114JBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1115FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2

**Table 3. Pin description overview**

Part	Pin description table	Pinning diagram
LPC1114FHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114JHN33/203	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHN33/301	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1114FHN33/302	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1114JHN33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHN33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHN33/333	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114JHN33/333	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114FHI33/302	<a href="#">Table 9</a>	<a href="#">Figure 6</a>
LPC1114FHI33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1114JHI33/303	<a href="#">Table 11</a>	<a href="#">Figure 7</a>
LPC1113FBD48/301	<a href="#">Table 8</a>	<a href="#">Figure 3</a>
LPC1113FBD48/302	<a href="#">Table 8</a>	<a href="#">Figure 3</a>
LPC1113FBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1113JBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114FBD48/301	<a href="#">Table 8</a>	<a href="#">Figure 3</a>
LPC1114FBD48/302	<a href="#">Table 8</a>	<a href="#">Figure 3</a>
LPC1114FBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114JBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114FBD48/323	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114JBD48/323	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114FBD48/333	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1114JBD48/333	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1115FBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1115JBD48/303	<a href="#">Table 10</a>	<a href="#">Figure 4</a>
LPC1115FET48/303	<a href="#">Table 10</a>	<a href="#">Figure 5</a>
LPC1115JET48/303	<a href="#">Table 10</a>	<a href="#">Figure 5</a>

6.2 Pin description

Table 4. LPC1100L series: LPC1110/11/12 pin description table (SO20 and TSSOP20 package with I<sup>2</sup>C-bus pins)

Symbol	Pin SO20/ TSSOP20	Start logic input	Type	Reset state [1]	Description
PIO0_0 to PIO0_11			I/O		<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	17 [2]	yes	I	I; PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.  In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
			I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	18 [3]	yes	I/O	I; PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			O	-	<b>CLKOUT</b> — Clockout pin.
			O	-	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/ CT16B0_CAP0	19 [3]	yes	I/O	I; PU	<b>PIO0_2</b> — General purpose digital input/output pin.
			I/O	-	<b>SSEL0</b> — Slave Select for SPI0.
			I	-	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
PIO0_4/SCL	20 [4]	yes	I/O	I; IA	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	5 [4]	yes	I/O	I; IA	<b>PIO0_5</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	6 [3]	yes	I/O	I; PU	<b>PIO0_6</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
PIO0_8/MISO0/ CT16B0_MAT0	1 [3]	yes	I/O	I; PU	<b>PIO0_8</b> — General purpose digital input/output pin.
			I/O	-	<b>MISO0</b> — Master In Slave Out for SPI0.
			O	-	<b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/ CT16B0_MAT1	2 [3]	yes	I/O	I; PU	<b>PIO0_9</b> — General purpose digital input/output pin.
			I/O	-	<b>MOSI0</b> — Master Out Slave In for SPI0.
			O	-	<b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.
SWCLK/PIO0_10/ SCK0/ CT16B0_MAT2	3 [3]	yes	I	I; PU	<b>SWCLK</b> — Serial wire clock.
			I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.

Table 5. LPC1100L series: LPC1112 pin description table (TSSOP20 with V<sub>DDA</sub> and V<sub>SSA</sub> pins) ...continued

Symbol	Pin TSSOP20	Start logic input	Type	Reset state [1]	Description
V <sub>DDA</sub>	5	-	I	-	3.3 V supply voltage to the ADC. Also used as the ADC reference voltage.
XTALIN	14 [5]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	13 [5]	-	O	-	Output from the oscillator amplifier.
V <sub>SS</sub>	16	-	I	-	Ground.
V <sub>SSA</sub>	6	-	I	-	Analog ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V<sub>DD</sub> level); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad.  $\overline{\text{RESET}}$  functionality is not available in Deep power-down mode.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [5] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 6. LPC1100L series: LPC1112 (HVQFN24 package)

Symbol	HVQFN pin	Start logic input	Type	Reset state [1]	Description
$\overline{\text{RESET}}$ /PIO0_0	1[2]	yes	I	I; PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.  In deep power-down mode, this pin must be pulled HIGH externally. The $\overline{\text{RESET}}$ pin can be left unconnected or be used as a GPIO pin if an external $\overline{\text{RESET}}$ function is not needed and Deep power-down mode is not used.
			I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	2[3]	yes	I/O	I; PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			O	-	<b>CLKOUT</b> — Clockout pin.
			O	-	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/ CT16B0_CAP0	7[3]	yes	I/O	I; PU	<b>PIO0_2</b> — General purpose digital input/output pin.
			I/O	-	<b>SSEL0</b> — Slave Select for SPI0.
			I	-	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
PIO0_4/SCL	8[4]	yes	I/O	I; IA	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.

**Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ...continued**

Symbol	Pin TSSOP28/ DIP28	Start logic input	Type	Reset state [1]	Description
SWCLK/PIO0_10/ SCK0/ CT16B0_MAT2	3 [3]	yes	I	I; PU	<b>SWCLK</b> — Serial wire clock.
			I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	4 [5]	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
			I	-	<b>AD0</b> — A/D converter, input 0.
			O	-	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_9			I/O		<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	9 [5]	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_0</b> — General purpose digital input/output pin.
			I	-	<b>AD1</b> — A/D converter, input 1.
			I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	10 [5]	no	O	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_1</b> — General purpose digital input/output pin.
			I	-	<b>AD2</b> — A/D converter, input 2.
			O	-	<b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	11 [5]	no	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_2</b> — General purpose digital input/output pin.
			I	-	<b>AD3</b> — A/D converter, input 3.
			O	-	<b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/ AD4/CT32B1_MAT2	12 [5]	no	I/O	I; PU	<b>SWDIO</b> — Serial wire debug input/output.
			I/O	-	<b>PIO1_3</b> — General purpose digital input/output pin.
			I	-	<b>AD4</b> — A/D converter, input 4.
			O	-	<b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	13 [5]	no	I/O	I; PU	<b>PIO1_4</b> — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
			I	-	<b>AD5</b> — A/D converter, input 5.
			O	-	<b>CT32B1_MAT3</b> — Match output 3 for 32-bit timer 1.

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ...continued

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
SWCLK/PIO0_10/ SCK0/ CT16B0_MAT2	29 <sup>[3]</sup>	yes	I	I; PU	<b>SWCLK</b> — Serial wire clock.
			I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	32 <sup>[5]</sup>	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
			I	-	<b>AD0</b> — A/D converter, input 0.
			O	-	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_11			I/O		<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	33 <sup>[5]</sup>	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_0</b> — General purpose digital input/output pin.
			I	-	<b>AD1</b> — A/D converter, input 1.
			I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	34 <sup>[5]</sup>	no	O	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_1</b> — General purpose digital input/output pin.
			I	-	<b>AD2</b> — A/D converter, input 2.
			O	-	<b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	35 <sup>[5]</sup>	no	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_2</b> — General purpose digital input/output pin.
			I	-	<b>AD3</b> — A/D converter, input 3.
			O	-	<b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/ AD4/CT32B1_MAT2	39 <sup>[5]</sup>	no	I/O	I; PU	<b>SWDIO</b> — Serial wire debug input/output.
			I/O	-	<b>PIO1_3</b> — General purpose digital input/output pin.
			I	-	<b>AD4</b> — A/D converter, input 4.
			O	-	<b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	40 <sup>[5]</sup>	no	I/O	I; PU	<b>PIO1_4</b> — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
			I	-	<b>AD5</b> — A/D converter, input 5.
			O	-	<b>CT32B1_MAT3</b> — Match output 3 for 32-bit timer 1.
PIO1_5/RTS/ CT32B0_CAP0	45 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_5</b> — General purpose digital input/output pin.
			O	-	<b>RTS</b> — Request To Send output for UART.
			I	-	<b>CT32B0_CAP0</b> — Capture input 0 for 32-bit timer 0.

**Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ...continued**

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
PIO3_0 to PIO3_5			I/O		<b>Port 3</b> — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_6 to PIO3_11 are not available.
PIO3_0/ $\overline{\text{DTR}}$	36 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO3_0</b> — General purpose digital input/output pin.
			O	-	$\overline{\text{DTR}}$ — Data Terminal Ready output for UART.
PIO3_1/ $\overline{\text{DSR}}$	37 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO3_1</b> — General purpose digital input/output pin.
			I	-	$\overline{\text{DSR}}$ — Data Set Ready input for UART.
PIO3_2/ $\overline{\text{DCD}}$	43 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO3_2</b> — General purpose digital input/output pin.
			I	-	$\overline{\text{DCD}}$ — Data Carrier Detect input for UART.
PIO3_3/ $\overline{\text{RI}}$	48 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO3_3</b> — General purpose digital input/output pin.
			I	-	$\overline{\text{RI}}$ — Ring Indicator input for UART.
PIO3_4	18 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO3_4</b> — General purpose digital input/output pin.
PIO3_5	21 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO3_5</b> — General purpose digital input/output pin.
V <sub>DD</sub>	8; 44	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	6 <sup>[6]</sup>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7 <sup>[6]</sup>	-	O	-	Output from the oscillator amplifier.
V <sub>SS</sub>	5; 41	-	I	-	Ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for LPC111x/101/201/301, pins pulled up to full V<sub>DD</sub> level on LPC111x/002/102/202/302 (V<sub>DD</sub> = 3.3 V)); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad.  $\overline{\text{RESET}}$  functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See [Figure 52](#) for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see [Figure 51](#)).
- [4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see [Figure 51](#)).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
PIO1_7/TXD/ CT32B0_MAT1	32 <sup>[3]</sup>	no	I/O	I;PU	<b>PIO1_7</b> — General purpose digital input/output pin.
			O	-	<b>TXD</b> — Transmitter output for UART.
			O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
PIO1_8/ CT16B1_CAP0	7 <sup>[3]</sup>	no	I/O	I;PU	<b>PIO1_8</b> — General purpose digital input/output pin.
			I	-	<b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.
PIO1_9/ CT16B1_MAT0	12 <sup>[3]</sup>	no	I/O	I;PU	<b>PIO1_9</b> — General purpose digital input/output pin.
			O	-	<b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.
PIO1_10/AD6/ CT16B1_MAT1	20 <sup>[5]</sup>	no	I/O	I;PU	<b>PIO1_10</b> — General purpose digital input/output pin.
			I	-	<b>AD6</b> — A/D converter, input 6.
			O	-	<b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.
PIO1_11/AD7	27 <sup>[5]</sup>	no	I/O	I;PU	<b>PIO1_11</b> — General purpose digital input/output pin.
			I	-	<b>AD7</b> — A/D converter, input 7.
PIO2_0					<b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.
PIO2_0/DTR	1 <sup>[3]</sup>	no	I/O	I;PU	<b>PIO2_0</b> — General purpose digital input/output pin.
			O	-	<b>DTR</b> — Data Terminal Ready output for UART.
PIO3_0 to PIO3_5					<b>Port 3</b> — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.
PIO3_2	28 <sup>[3]</sup>	no	I/O	I;PU	<b>PIO3_2</b> — General purpose digital input/output pin.
PIO3_4	13 <sup>[3]</sup>	no	I/O	I;PU	<b>PIO3_4</b> — General purpose digital input/output pin.
PIO3_5	14 <sup>[3]</sup>	no	I/O	I;PU	<b>PIO3_5</b> — General purpose digital input/output pin.
V <sub>DD</sub>	6; 29	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	4 <sup>[6]</sup>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5 <sup>[6]</sup>	-	O	-	Output from the oscillator amplifier.
V <sub>SS</sub>	33	-	-	-	Thermal pad. Connect to ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for LPC111x/101/201/301, pins pulled up to full V<sub>DD</sub> level on LPC111x/002/102/202/302 (V<sub>DD</sub> = 3.3 V)); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. **RESET** functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see Figure 51).

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package)

Symbol	LQFP48	TFBGA48	Start logic input	Type	Reset state [1]	Description
PIO0_0 to PIO0_11				I/O		<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	3[2]	C1[2]	yes	I	I; PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.  In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	4[3]	C2[3]	yes	I/O	I; PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				O	-	<b>CLKOUT</b> — Clockout pin.
				O	-	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/ CT16B0_CAP0	10[3]	F1[3]	yes	I/O	I; PU	<b>PIO0_2</b> — General purpose digital input/output pin.
				I/O	-	<b>SSEL0</b> — Slave Select for SPI0.
				I	-	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
PIO0_3	14[3]	H2[3]	yes	I/O	I; PU	<b>PIO0_3</b> — General purpose digital input/output pin.
PIO0_4/SCL	15[4]	G3[4]	yes	I/O	I; IA	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
				I/O	-	<b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	16[4]	H3[4]	yes	I/O	I; IA	<b>PIO0_5</b> — General purpose digital input/output pin (open-drain).
				I/O	-	<b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	22[3]	H6[3]	yes	I/O	I; PU	<b>PIO0_6</b> — General purpose digital input/output pin.
				I/O	-	<b>SCK0</b> — Serial clock for SPI0.
PIO0_7/CTS	23[3]	G7[3]	yes	I/O	I; PU	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
				I	-	<b>CTS</b> — Clear To Send input for UART.

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ...continued

Symbol	LQFP48	TFBGA48	Start logic input	Type	Reset state [1]	Description
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	40 <sup>[5]</sup>	A6 <sup>[5]</sup>	no	I/O	I; PU	<b>PIO1_4</b> — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
				I	-	<b>AD5</b> — A/D converter, input 5.
				O	-	<b>CT32B1_MAT3</b> — Match output 3 for 32-bit timer 1.
PIO1_5/ $\overline{\text{RTS}}$ / CT32B0_CAP0	45 <sup>[3]</sup>	A3 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_5</b> — General purpose digital input/output pin.
				O	-	$\overline{\text{RTS}}$ — Request To Send output for UART.
				I	-	<b>CT32B0_CAP0</b> — Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/ CT32B0_MAT0	46 <sup>[3]</sup>	B3 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_6</b> — General purpose digital input/output pin.
				I	-	<b>RXD</b> — Receiver input for UART.
				O	-	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	47 <sup>[3]</sup>	B2 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_7</b> — General purpose digital input/output pin.
				O	-	<b>TXD</b> — Transmitter output for UART.
				O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
PIO1_8/ CT16B1_CAP0	9 <sup>[3]</sup>	F2 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_8</b> — General purpose digital input/output pin.
				I	-	<b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.
PIO1_9/ CT16B1_MAT0/ MOSI1	17 <sup>[3]</sup>	G4 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO1_9</b> — General purpose digital input/output pin.
				O	-	<b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.
				I/O	-	<b>MOSI1</b> — Master Out Slave In for SPI1.
PIO1_10/AD6/ CT16B1_MAT1/ MISO1	30 <sup>[5]</sup>	E8 <sup>[5]</sup>	no	I/O	I; PU	<b>PIO1_10</b> — General purpose digital input/output pin.
				I	-	<b>AD6</b> — A/D converter, input 6.
				O	-	<b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.
				I/O	-	<b>MISO1</b> — Master In Slave Out for SPI1.
PIO1_11/AD7/ CT32B1_CAP1	42 <sup>[5]</sup>	A5 <sup>[5]</sup>	no	I/O	I; PU	<b>PIO1_11</b> — General purpose digital input/output pin.
				I	-	<b>AD7</b> — A/D converter, input 7.
				I	-	<b>CT32B1_CAP1</b> — Capture input 1 for 32-bit timer 1.
PIO2_0 to PIO2_11				I/O		<b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.
PIO2_0/ $\overline{\text{DTR}}$ /SSEL1	2 <sup>[3]</sup>	B1 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO2_0</b> — General purpose digital input/output pin.
				O	-	$\overline{\text{DTR}}$ — Data Terminal Ready output for UART.
				I/O	-	<b>SSEL1</b> — Slave Select for SPI1.
PIO2_1/ $\overline{\text{DSR}}$ /SCK1	13 <sup>[3]</sup>	H1 <sup>[3]</sup>	no	I/O	I; PU	<b>PIO2_1</b> — General purpose digital input/output pin.
				I	-	$\overline{\text{DSR}}$ — Data Set Ready input for UART.
				I/O	-	<b>SCK1</b> — Serial clock for SPI1.

**Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued**

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
V <sub>DD</sub>	6; 29	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	4[6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5[6]	-	O	-	Output from the oscillator amplifier.
V <sub>SS</sub>	33	-	-	-	Thermal pad. Connect to ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V<sub>DD</sub> level (V<sub>DD</sub> = 3.3 V)); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad.  $\overline{\text{RESET}}$  functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See [Figure 52](#) for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see [Figure 51](#)).
- [4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see [Figure 51](#)).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

10.2 LPC1100XL series

Table 17. Static characteristics (LPC1100XL series)

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$V_{DD}$	supply voltage (core and external rail)		1.8	3.3	3.6	V
<b>LPC1100XL series (LPC111x/103/203/303/323/333) power consumption in low-current mode<sup>[2]</sup></b>						
$I_{DD}$	supply current	Active mode; code while(1){} executed from flash				
		system clock = 3 MHz <sup>[3][4][5]</sup> $V_{DD} = 3.3\text{ V}$ <sup>[6][7]</sup>	-	600	-	$\mu\text{A}$
		system clock = 6 MHz <sup>[3][4][5]</sup> $V_{DD} = 3.3\text{ V}$ <sup>[6][7]</sup>	-	850	-	$\mu\text{A}$
		system clock = 12 MHz <sup>[3][4][6]</sup> $V_{DD} = 3.3\text{ V}$ <sup>[7][8]</sup>	-	1.4	-	mA
		system clock = 50 MHz <sup>[3][4][6]</sup> $V_{DD} = 3.3\text{ V}$ <sup>[7][9]</sup>	-	5.8	-	mA
		Sleep mode; <sup>[3][4][6]</sup> system clock = 12 MHz <sup>[7][8]</sup> $V_{DD} = 3.3\text{ V}$	-	700	-	$\mu\text{A}$
		system clock = 50 MHz <sup>[3][4][6]</sup> $V_{DD} = 3.3\text{ V}$ <sup>[7][8]</sup>	-	2.2	-	mA
		Deep-sleep mode; <sup>[3][4]</sup> $V_{DD} = 3.3\text{ V}$ ; $25\text{ }^{\circ}\text{C}$ <sup>[10]</sup>	-	1.8	15	$\mu\text{A}$
		Deep-sleep mode; <sup>[4][10]</sup> $V_{DD} = 3.3\text{ V}$ ; $105\text{ }^{\circ}\text{C}$ <sup>[11]</sup>	-	-	50	$\mu\text{A}$
		Deep power-down mode; <sup>[3][12]</sup> $V_{DD} = 3.3\text{ V}$ ; $25\text{ }^{\circ}\text{C}$	-	220	1000	nA
		Deep power-down mode; <sup>[11][12]</sup> $V_{DD} = 3.3\text{ V}$ ; $105\text{ }^{\circ}\text{C}$	-	-	3	$\mu\text{A}$
<b>Standard port pins, RESET</b>						
$I_{IL}$	LOW-level input current	$V_I = 0\text{ V}$ ; on-chip pull-up resistor disabled	-	0.5	10	nA
$I_{IH}$	HIGH-level input current	$V_I = V_{DD}$ ; on-chip pull-down resistor disabled	-	0.5	10	nA
$I_{OZ}$	OFF-state output current	$V_O = 0\text{ V}$ ; $V_O = V_{DD}$ ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
$V_I$	input voltage	pin configured to provide a digital function <sup>[13][14]</sup> <sup>[15]</sup>	0	-	5.0	V
$V_O$	output voltage	output active	0	-	$V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		$0.7V_{DD}$	-	-	V

### 10.3 ADC static characteristics

**Table 18. ADC static characteristics**


$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$  unless otherwise specified; ADC frequency 4.5 MHz,  $V_{DD} = 2.5\text{ V}$  to  $3.6\text{ V}$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IA}$	analog input voltage		0	-	$V_{DD}$	V
$C_{ia}$	analog input capacitance		-	-	1	pF
$E_D$	differential linearity error	[1][2]	-	-	$\pm 1$	LSB
$E_{L(adj)}$	integral non-linearity	[3]	-	-	$\pm 1.5$	LSB
$E_O$	offset error	[4]	-	-	$\pm 3.5$	LSB
$E_G$	gain error	[5]	-	-	0.6	%
$E_T$	absolute error	[6]	-	-	$\pm 4$	LSB
$R_{vsi}$	voltage source interface resistance		-	-	40	k $\Omega$
$R_i$	input resistance	[7][8]	-	-	2.5	M $\Omega$

- [1] The ADC is monotonic, there are no missing codes.
- [2] The differential linearity error ( $E_D$ ) is the difference between the actual step width and the ideal step width. See [Figure 17](#).
- [3] The integral non-linearity ( $E_{L(adj)}$ ) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See [Figure 17](#).
- [4] The offset error ( $E_O$ ) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See [Figure 17](#).
- [5] The gain error ( $E_G$ ) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See [Figure 17](#).
- [6] The absolute error ( $E_T$ ) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See [Figure 17](#).
- [7]  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; maximum sampling frequency  $f_s = 400\text{ kSamples/s}$  and analog input capacitance  $C_{ia} = 1\text{ pF}$ .
- [8] Input resistance  $R_i$  depends on the sampling frequency  $f_s$ :  $R_i = 1 / (f_s \times C_{ia})$ .

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIO nDIR registers.
- Write 0 to all GPIO nDATA registers to drive the outputs LOW.



### 11.3 External clock


**Table 24. Dynamic characteristic: external clock**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ;  $V_{DD}$  over specified ranges.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ <sup>[2]</sup>	Max	Unit
$f_{osc}$	oscillator frequency		1	-	25	MHz
$T_{cy(clk)}$	clock cycle time		40	-	1000	ns
$t_{CHCX}$	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
$t_{CLCX}$	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
$t_{CLCH}$	clock rise time		-	-	5	ns
$t_{CHCL}$	clock fall time		-	-	5	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1




Fig 55. Package outline SOT360-1 (TSSOP20)

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-3






Fig 61. Package outline SOT616-3 (HVQFN24)

### 14. Soldering





**Fig 66. Reflow soldering of the HVQFN24 package**

## 17. Revision history

Table 34. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC111X v.9.2	20140326	Product data sheet	-	LPC111X v.9.1
Modifications:	<ul style="list-style-type: none"> <li>Pin description tables for RESET/PIO0_0 updated: In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed. See <a href="#">Section 6.2</a>.</li> <li>Pin description notes relating to open-drain I2C-bus pins updated for clarity in <a href="#">Section 6.2</a>.</li> <li>Pin description of the WAKEUP pin updated for clarity. See <a href="#">Section 6.2</a>.</li> <li>Parts added: LPC1114JHI33/303, LPC1111JHN33/103, LPC1112JHN33/203, LPC1113JHN33/203, LPC1114JHN33/303, LPC1114JBD48/333, LPC1112FHI33/102, LPC1114JBD48/303, LPC1114JBD48/323, LPC1113JBD48/303, LPC1113JHN33/303, LPC1112JHN33/103, LPC1111JHN33/203, LPC1114JHN33/203.</li> </ul>			
LPC111X v.9.1	20131213	Product data sheet	-	LPC111X v.9
Modifications:	<ul style="list-style-type: none"> <li>Table 17 “Static characteristics (LPC1100XL series)”: <ul style="list-style-type: none"> <li>Added I<sub>DD</sub> max spec for Deep-sleep and Deep power-down modes @ 25 °C and 105 °C.</li> <li>Added Table note 11 “105 °C spec applies only to the LPC1112JHI33, LPC1114JHN33, LPC1115JBD48, and LPC1115JET48 parts.”</li> <li>Updated Table note 12 “WAKEUP pin and RESET pin are pulled HIGH externally.”</li> </ul> </li> <li>Table 16 “Static characteristics (LPC1100, LPC1100L series)”: <ul style="list-style-type: none"> <li>Updated Table note 9 “WAKEUP pin and RESET pin are pulled HIGH externally.”</li> </ul> </li> </ul>			
LPC111X v.9	20131029	Product data sheet	-	LPC111X v.8.2
Modifications:	<ul style="list-style-type: none"> <li>Added LPC1112JHI33/203, LPC1114JHN33/333, LPC1115JBD48/303, and LPC1115JET48/303 parts.</li> <li>Removed t<sub>clk(H)</sub> and t<sub>clk(L)</sub> from Figure 47 “SPI master timing in SPI mode” and Figure 48 “SPI slave timing in SPI mode”; spec not characterized.</li> <li>Table 22 “Power-up characteristics[1]”: Added table note “Does not apply to LPC1100XL series”.</li> </ul>			
LPC111X v.8.2	20130805	Product data sheet	-	LPC111X v.8.1
Modifications:	<ul style="list-style-type: none"> <li>Added LPC1115FET48/303.</li> </ul>			
LPC111X v.8.1	20130524	Product data sheet	-	LPC111X v.8
Modifications:	<ul style="list-style-type: none"> <li>Table 4 thru Table 11: Added “5 V tolerant pad” to RESET/PIO0_0 table note.</li> <li>Added Section 9 “Thermal characteristics”.</li> <li>SRAM size corrected for part LPC1112FHN24/202 (4 kB). See Table 2.</li> </ul>			
LPC111X v.8	20130220	Product data sheet	-	LPC111X v.7.5
Modifications:	<ul style="list-style-type: none"> <li>Table 16 “Static characteristics” added Pin capacitance section.</li> <li>Default pin state corrected for pins PIO0_4 and PIO0_5 (I; IA) in Table 11 “LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)”.</li> <li>Table 12 “Limiting values” expanded for clarity.</li> <li>Table 19 “Power consumption at very low frequencies using the watchdog oscillator” added.</li> <li>Added Section 12.2 “Use of ADC input trigger signals”.</li> <li>Added Section 12.8 “ADC effective input impedance”.</li> </ul>			
LPC111X v.7.5	20121002	Product data sheet	-	LPC111X v.7.4