

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	42
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114fbd48-303-1">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114fbd48-303-1</a>

- Digital peripherals:
  - ◆ Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors. In addition, a configurable open-drain mode is supported on the LPC1100L and LPC1100XL series.
  - ◆ GPIO pins can be used as edge and level sensitive interrupt sources.
  - ◆ High-current output driver (20 mA) on one pin.
  - ◆ High-current sink drivers (20 mA) on two I<sup>2</sup>C-bus pins in Fast-mode Plus (not on LPC1112FDH20/102).
  - ◆ Four general purpose counter/timers with up to eight capture inputs and up to 13 match outputs.
  - ◆ Programmable WatchDog Timer (WDT) the LPC1100 series only.
  - ◆ Programmable windowed WDT on the LPC1100L and LPC1100XL series only.
- Analog peripherals:
  - ◆ 10-bit ADC with input multiplexing among 5, 6, or 8 pins depending on package size.
- Serial interfaces:
  - ◆ UART with fractional baud rate generation, internal FIFO, and RS-485 support.
  - ◆ Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities (second SPI on LPC1100 and LPC1100L series LQFP48 package only).
  - ◆ I<sup>2</sup>C-bus interface supporting full I<sup>2</sup>C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode (not on LPC1112FDH20/102).
- Clock generation:
  - ◆ 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
  - ◆ Crystal oscillator with an operating range of 1 MHz to 25 MHz.
  - ◆ Programmable watchdog oscillator with a frequency range of 9.4 kHz to 2.3 MHz.
  - ◆ PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
  - ◆ Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, and the Watchdog clock.
- Power control:
  - ◆ Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.
  - ◆ Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption for any given application through one simple function call. (LPC1100L and LPC1100XL series only.)
  - ◆ Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
  - ◆ Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 13 of the functional pins.
  - ◆ Power-On Reset (POR).
  - ◆ Brownout detect with up to four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single power supply (1.8 V to 3.6 V).
- Available as LQFP48 package, HVQFN33 package, and TFBGA48 package.


## 5. Block diagram



002aae696

- (1) LQFP48 packages only.
- (2) Not on LPC1112FDH20/102.
- (3) All pins available on LQFP48 and HVQFN33 packages. CT16B1\_MAT1 not available on TSSOP28/DIP28 packages. CT32B1\_MAT3, CT16B1\_CAP0, CT16B1\_MAT[1:0], CT32B0\_CAP0 not available on TSSOP20/SO20 packages. CT16B1\_MAT[1:0], CT32B0\_CAP0 not available on the HVQFN24 package. XTALOUT not available on LPC1112FH24.
- (4) AD[7:0] available on LQFP48 and HVQFN33 packages. AD[5:0] available on TSSOP28/DIP28 packages. AD[4:0] available on TSSOP20/SO20 packages.
- (5) All pins available on LQFP48 packages. RXD, TXD, DTR, CTS, RTS available on HVQFN 33 packages. RXD, TXD, CTS, RTS available on TSSOP28/DIP28 packages. RXD, TXD, CTS available on HVQFN24 packages. RXD, TXD available on TSSOP20/SO20 packages.

**Fig 1. LPC1100/LPC1100L series block diagram**



**Table 4. LPC1100L series: LPC1110/11/12 pin description table (SO20 and TSSOP20 package with I<sup>2</sup>C-bus pins) ...continued**

Symbol	Pin SO20/ TSSOP20	Start logic input	Type	Reset state [1]	Description
R/PIO0_11/ AD0/CT32B0_MAT3	4 [5]	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
			I	-	<b>AD0</b> — A/D converter, input 0.
			O	-	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_7			I/O		<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	7 [5]	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_0</b> — General purpose digital input/output pin.
			I	-	<b>AD1</b> — A/D converter, input 1.
			I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	8 [5]	no	O	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_1</b> — General purpose digital input/output pin.
			I	-	<b>AD2</b> — A/D converter, input 2.
			O	-	<b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	9 [5]	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_2</b> — General purpose digital input/output pin.
			I	-	<b>AD3</b> — A/D converter, input 3.
			O	-	<b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/ AD4/CT32B1_MAT2	10 [5]	no	I/O	I; PU	<b>SWDIO</b> — Serial wire debug input/output.
			I/O	-	<b>PIO1_3</b> — General purpose digital input/output pin.
			I	-	<b>AD4</b> — A/D converter, input 4.
			O	-	<b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.
PIO1_6/RXD/ CT32B0_MAT0	11 [3]	no	I/O	I; PU	<b>PIO1_6</b> — General purpose digital input/output pin.
			I	-	<b>RXD</b> — Receiver input for UART.
			O	-	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	12 [3]	no	I/O	I; PU	<b>PIO1_7</b> — General purpose digital input/output pin.
			O	-	<b>TXD</b> — Transmitter output for UART.
			O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
V <sub>DD</sub>	15	-	-	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	14 [6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	13 [6]	-	O	-	Output from the oscillator amplifier.
V <sub>SS</sub>	16	-	-	-	Ground.

**Table 6.** LPC1100L series: LPC1112 (HVQFN24 package) ...continued

Symbol	HVQFN pin	Start logic input	Type	Reset state [1]	Description
SWDIO/PIO1_3/ AD4/CT32B1_MAT2	19[5]	no	I/O	I; PU	<b>SWDIO</b> — Serial wire debug input/output.
			I/O	-	<b>PIO1_3</b> — General purpose digital input/output pin.
			I	-	<b>AD4</b> — A/D converter, input 4.
			O	-	<b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	20[5]	no	I/O	I; PU	<b>PIO1_4</b> — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
			I	-	<b>AD5</b> — A/D converter, input 5.
			O	-	<b>CT32B1_MAT3</b> — Match output 3 for 32-bit timer 1.
PIO1_6/RXD/ CT32B0_MAT0	23[3]	no	I/O	I; PU	<b>PIO1_6</b> — General purpose digital input/output pin.
			I	-	<b>RXD</b> — Receiver input for UART.
			O	-	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	24[3]	no	I/O	I; PU	<b>PIO1_7</b> — General purpose digital input/output pin.
			O	-	<b>TXD</b> — Transmitter output for UART.
			O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
PIO1_8/ CT16B1_CAP0	6[3]	no	I/O	I; PU	<b>PIO1_8</b> — General purpose digital input/output pin.
			I	-	<b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.
XTALIN	4[6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
V <sub>DD</sub>	5; 22	-	I	-	1.8 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
V <sub>SS</sub>	3; 21	-	I	-	Ground.

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V<sub>DD</sub> level); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See [Figure 52](#) for the reset pad configuration.

[3] Pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see [Figure 51](#)).

[4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I<sup>2</sup>C lines. Open-drain configuration applies to all functions on this pin.

[5] Pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled (see [Figure 51](#)).

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages)

Symbol	Pin TSSOP28/ DIP28	Start logic input	Type	Reset state [1]	Description
PIO0_0 to PIO0_11			I/O		<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	23 [2]	yes	I	I; PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.  In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
			I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	24 [3]	yes	I/O	I; PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			O	-	<b>CLKOUT</b> — Clockout pin.
			O	-	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/ CT16B0_CAP0	25 [3]	yes	I/O	I; PU	<b>PIO0_2</b> — General purpose digital input/output pin.
			I/O	-	<b>SSEL0</b> — Slave Select for SPI0.
			I	-	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
PIO0_3	26 [3]	yes	I/O	I; PU	<b>PIO0_3</b> — General purpose digital input/output pin.
PIO0_4/SCL	27 [4]	yes	I/O	I; IA	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	5 [4]	yes	I/O	I; IA	<b>PIO0_5</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	6 [3]	yes	I/O	I; PU	<b>PIO0_6</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
PIO0_7/CTS	28 [3]	yes	I/O	I; PU	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
			I	-	<b>CTS</b> — Clear To Send input for UART.
PIO0_8/MISO0/ CT16B0_MAT0	1 [3]	yes	I/O	I; PU	<b>PIO0_8</b> — General purpose digital input/output pin.
			I/O	-	<b>MISO0</b> — Master In Slave Out for SPI0.
			O	-	<b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/ CT16B0_MAT1	2 [3]	yes	I/O	I; PU	<b>PIO0_9</b> — General purpose digital input/output pin.
			I/O	-	<b>MOSI0</b> — Master Out Slave In for SPI0.
			O	-	<b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ...continued

Symbol	Pin TSSOP28/ DIP28	Start logic input	Type	Reset state [1]	Description
SWCLK/PIO0_10/ SCK0/ CT16B0_MAT2	3 [3]	yes	I	I; PU	<b>SWCLK</b> — Serial wire clock.
			I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	4 [5]	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
			I	-	<b>AD0</b> — A/D converter, input 0.
			O	-	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_9			I/O		<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	9 [5]	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_0</b> — General purpose digital input/output pin.
			I	-	<b>AD1</b> — A/D converter, input 1.
			I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	10 [5]	no	O	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_1</b> — General purpose digital input/output pin.
			I	-	<b>AD2</b> — A/D converter, input 2.
			O	-	<b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	11 [5]	no	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_2</b> — General purpose digital input/output pin.
			I	-	<b>AD3</b> — A/D converter, input 3.
			O	-	<b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/ AD4/CT32B1_MAT2	12 [5]	no	I/O	I; PU	<b>SWDIO</b> — Serial wire debug input/output.
			I/O	-	<b>PIO1_3</b> — General purpose digital input/output pin.
			I	-	<b>AD4</b> — A/D converter, input 4.
			O	-	<b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	13 [5]	no	I/O	I; PU	<b>PIO1_4</b> — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
			I	-	<b>AD5</b> — A/D converter, input 5.
			O	-	<b>CT32B1_MAT3</b> — Match output 3 for 32-bit timer 1.

**Table 8.** LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ...continued

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
SWCLK/PIO0_10/ SCK0/ CT16B0_MAT2	29[3]	yes	I	I; PU	<b>SWCLK</b> — Serial wire clock.
			I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	32[5]	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
			I	-	<b>AD0</b> — A/D converter, input 0.
			O	-	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_11			I/O		<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	33[5]	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_0</b> — General purpose digital input/output pin.
			I	-	<b>AD1</b> — A/D converter, input 1.
			I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	34[5]	no	O	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_1</b> — General purpose digital input/output pin.
			I	-	<b>AD2</b> — A/D converter, input 2.
			O	-	<b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	35[5]	no	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_2</b> — General purpose digital input/output pin.
			I	-	<b>AD3</b> — A/D converter, input 3.
			O	-	<b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/ AD4/CT32B1_MAT2	39[5]	no	I/O	I; PU	<b>SWDIO</b> — Serial wire debug input/output.
			I/O	-	<b>PIO1_3</b> — General purpose digital input/output pin.
			I	-	<b>AD4</b> — A/D converter, input 4.
			O	-	<b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	40[5]	no	I/O	I; PU	<b>PIO1_4</b> — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
			I	-	<b>AD5</b> — A/D converter, input 5.
			O	-	<b>CT32B1_MAT3</b> — Match output 3 for 32-bit timer 1.
PIO1_5/RTS/ CT32B0_CAP0	45[3]	no	I/O	I; PU	<b>PIO1_5</b> — General purpose digital input/output pin.
			O	-	<b>RTS</b> — Request To Send output for UART.
			I	-	<b>CT32B0_CAP0</b> — Capture input 0 for 32-bit timer 0.

Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
PIO0_0 to PIO0_11					<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	2[2]	yes	I	I;PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.  In deep power-down mode, this pin must be pulled HIGH externally. The <u>RESET</u> pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
			I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/CT32B0_MAT2	3[3]	yes	I/O	I;PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			O	-	<b>CLKOUT</b> — Clock out pin.
			O	-	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/CT16B0_CAP0	8[3]	yes	I/O	I;PU	<b>PIO0_2</b> — General purpose digital input/output pin.
			I/O	-	<b>SSEL0</b> — Slave select for SPI0.
			I	-	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
PIO0_3	9[3]	yes	I/O	I;PU	<b>PIO0_3</b> — General purpose digital input/output pin.
PIO0_4/SCL	10[4]	yes	I/O	I;IA	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	11[4]	yes	I/O	I;IA	<b>PIO0_5</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	15[3]	yes	I/O	I;PU	<b>PIO0_6</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
PIO0_7/CTS	16[3]	yes	I/O	I;PU	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
			I	-	<b>CTS</b> — Clear To Send input for UART.
PIO0_8/MISO0/CT16B0_MAT0	17[3]	yes	I/O	I;PU	<b>PIO0_8</b> — General purpose digital input/output pin.
			I/O	-	<b>MISO0</b> — Master In Slave Out for SPI0.
			O	-	<b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/CT16B0_MAT1	18[3]	yes	I/O	I;PU	<b>PIO0_9</b> — General purpose digital input/output pin.
			I/O	-	<b>MOSI0</b> — Master Out Slave In for SPI0.
			O	-	<b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.
SWCLK/PIO0_10/SCK0/CT16B0_MAT2	19[3]	yes	I	I;PU	<b>SWCLK</b> — Serial wire clock.
			I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.

Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
PIO1_7/TXD/ CT32B0_MAT1	32[3]	no	I/O	I;PU	<b>PIO1_7</b> — General purpose digital input/output pin.
			O	-	<b>TXD</b> — Transmitter output for UART.
			O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
PIO1_8/ CT16B1_CAP0	7[3]	no	I/O	I;PU	<b>PIO1_8</b> — General purpose digital input/output pin.
			I	-	<b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.
PIO1_9/ CT16B1_MAT0/ MOSI1	12[3]	no	I/O	I;PU	<b>PIO1_9</b> — General purpose digital input/output pin.
			O	-	<b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.
			I/O	-	<b>MOSI1</b> — Master Out Slave In for SPI1
PIO1_10/AD6/ CT16B1_MAT1/ MISO1	20[5]	no	I/O	I;PU	<b>PIO1_10</b> — General purpose digital input/output pin.
			I	-	<b>AD6</b> — A/D converter, input 6.
			O	-	<b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.
			I/O	-	<b>MISO1</b> — Master In Slave Out for SPI1
PIO1_11/AD7/ CT32B1_CAP1	27[5]	no	I/O	I;PU	<b>PIO1_11</b> — General purpose digital input/output pin.
			I	-	<b>AD7</b> — A/D converter, input 7.
			I	-	<b>CT32B1_CAP1</b> — Capture input 1 for 32-bit timer 1.
PIO2_0					<b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.
PIO2_0/DTR/SSEL1	1[3]	no	I/O	I;PU	<b>PIO2_0</b> — General purpose digital input/output pin.
			O	-	<b>DTR</b> — Data Terminal Ready output for UART.
			I/O	-	<b>SSEL1</b> — Slave Select for SPI1.
PIO3_0 to PIO3_5					<b>Port 3</b> — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.
PIO3_2/ CT16B0_MAT2/ SCK1	28[3]	no	I/O	I;PU	<b>PIO3_2</b> — General purpose digital input/output pin.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
			I/O	-	<b>SCK1</b> — Serial clock for SPI1.
PIO3_4/ CT16B0_CAP1/RXD	13[3]	no	I/O	I;PU	<b>PIO3_4</b> — General purpose digital input/output pin.
			I	-	<b>CT16B0_CAP1</b> — Capture input 1 for 16-bit timer 0.
			I	-	<b>RXD</b> — Receiver input for UART.
PIO3_5/ CT16B1_CAP1/TXD	14[3]	no	I/O	I;PU	<b>PIO3_5</b> — General purpose digital input/output pin.
			I	-	<b>CT16B1_CAP1</b> — Capture input 1 for 16-bit timer 1.
			O	-	<b>TXD</b> — Transmitter output for UART.

- Default mode corresponding to power configuration after reset.
- CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock.

#### 7.16.5.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

#### 7.16.5.3 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut down. As an exception, the user has the option to keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection. Deep-sleep mode allows for additional power savings.

Up to 13 pins total serve as external wake-up pins to the start logic to wake up the chip from Deep-sleep mode.

Unless the watchdog oscillator is selected to run in Deep-sleep mode, the clock source should be switched to IRC before entering Deep-sleep mode, because the IRC can be switched on and off glitch-free.

#### 7.16.5.4 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip with the exception of the WAKEUP pin. The LPC1110/11/12/13/14/15 can wake up from Deep power-down mode via the WAKEUP pin.

A LOW-going pulse as short as 50 ns wakes up the part from Deep power-down mode.

When entering Deep power-down mode, an external pull-up resistor is required on the WAKEUP pin to hold it HIGH. The RESET pin must also be held HIGH to prevent it from floating while in Deep power-down mode.

### 7.17 System control

#### 7.17.1 Start logic

The start logic connects external pins to corresponding interrupts in the NVIC. Each pin shown in [Table 8](#) to [Table 9](#) as input to the start logic has an individual interrupt in the NVIC interrupt vector table. The start logic pins can serve as external interrupt pins when the chip is running. In addition, an input signal on the start logic pins can wake up the chip from Deep-sleep mode when all clocks are shut down.

## 10. Static characteristics

### 10.1 LPC1100, LPC1100L series

**Table 16. Static characteristics (LPC1100, LPC1100L series)**

$T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit	
$V_{DD}$	supply voltage (core and external rail)		1.8	3.3	3.6	V	
<b>LPC1100 series (LPC111x/101/201/301) power consumption</b>							
$I_{DD}$	supply current	Active mode; code while(1){} executed from flash					
		system clock = 12 MHz $V_{DD} = 3.3\text{ V}$	[2][3][4] [5][6]	-	3	-	mA
		system clock = 50 MHz $V_{DD} = 3.3\text{ V}$	[2][3][5] [6][7]	-	9	-	mA
		Sleep mode; system clock = 12 MHz $V_{DD} = 3.3\text{ V}$	[2][3][4] [5][6]	-	2	-	mA
		Deep-sleep mode; $V_{DD} = 3.3\text{ V}$	[2][3][8]	-	6	-	$\mu\text{A}$
		Deep power-down mode; $V_{DD} = 3.3\text{ V}$	[2][9]	-	220	-	nA
<b>LPC1100L series (LPC111x/002/102/202/302) power consumption in low-current mode<sup>[11]</sup></b>							
$I_{DD}$	supply current	Active mode; code while(1){} executed from flash					
		system clock = 1 MHz $V_{DD} = 3.3\text{ V}$	[2][3][5] [6][10]	-	840	-	$\mu\text{A}$
		system clock = 6 MHz $V_{DD} = 3.3\text{ V}$	[2][3][5] [6][10]	-	1	-	mA
		system clock = 12 MHz $V_{DD} = 3.3\text{ V}$	[2][3][4] [5][6]	-	2	-	mA
		system clock = 50 MHz $V_{DD} = 3.3\text{ V}$	[2][3][5] [6][7]	-	7	-	mA
		Sleep mode; system clock = 12 MHz $V_{DD} = 3.3\text{ V}$	[2][3][4] [5][6]	-	1	-	mA
		system clock = 50 MHz $V_{DD} = 3.3\text{ V}$	[2][3][4] [5][6]	-	5	-	mA
		Deep-sleep mode; $V_{DD} = 3.3\text{ V}$	[2][3][8]	-	2	-	$\mu\text{A}$
		Deep power-down mode; $V_{DD} = 3.3\text{ V}$	[2][9]	-	220	-	nA

**Table 16. Static characteristics (LPC1100, LPC1100L series) ...continued** $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
I <sub>OZ</sub>	OFF-state output current	V <sub>O</sub> = 0 V; V <sub>O</sub> = V <sub>DD</sub> ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
V <sub>I</sub>	input voltage	pin configured to provide a digital function	0 <sup>[12][13] [14]</sup>	-	5.0	V
V <sub>O</sub>	output voltage	output active	0	-	V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD</sub>	V
V <sub>hys</sub>	hysteresis voltage		0.4	-	-	V
V <sub>OH</sub>	HIGH-level output voltage	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; I <sub>OH</sub> = -20 mA	V <sub>DD</sub> - 0.4	-	-	V
		1.8 V ≤ V <sub>DD</sub> < 2.5 V; I <sub>OH</sub> = -12 mA	V <sub>DD</sub> - 0.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; I <sub>OL</sub> = 4 mA	-	-	0.4	V
		1.8 V ≤ V <sub>DD</sub> < 2.5 V; I <sub>OL</sub> = 3 mA	-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	V <sub>OH</sub> = V <sub>DD</sub> - 0.4 V; 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	20	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	12	-	-	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	4	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	3	-	-	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	V <sub>OL</sub> = V <sub>DD</sub> <sup>[15]</sup>	-	-	50	mA
I <sub>pd</sub>	pull-down current	V <sub>I</sub> = 5 V	10	50	150	μA
I <sub>pu</sub>	pull-up current	V <sub>I</sub> = 0 V 2.0 V ≤ V <sub>DD</sub> ≤ 3.6 V	-15	-50	-85	μA
		1.8 V ≤ V <sub>DD</sub> < 2.0 V	-10	-50	-85	μA
		V <sub>DD</sub> < V <sub>I</sub> < 5 V	0	0	0	μA
<b>I<sup>2</sup>C-bus pins (PIO0_4 and PIO0_5)</b>						
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD</sub>	V
V <sub>hys</sub>	hysteresis voltage		-	0.05V <sub>DD</sub>	-	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V; I <sup>2</sup> C-bus pins configured as standard mode pins 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	3.5	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	3	-	-	

### 10.3 ADC static characteristics

**Table 18. ADC static characteristics**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$  unless otherwise specified; ADC frequency 4.5 MHz,  $V_{DD} = 2.5\text{ V}$  to  $3.6\text{ V}$ .


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IA}$	analog input voltage		0	-	$V_{DD}$	V
$C_{ia}$	analog input capacitance		-	-	1	pF
$E_D$	differential linearity error	[1][2]	-	-	$\pm 1$	LSB
$E_{L(adj)}$	integral non-linearity	[3]	-	-	$\pm 1.5$	LSB
$E_O$	offset error	[4]	-	-	$\pm 3.5$	LSB
$E_G$	gain error	[5]	-	-	0.6	%
$E_T$	absolute error	[6]	-	-	$\pm 4$	LSB
$R_{vsi}$	voltage source interface resistance		-	-	40	k $\Omega$
$R_i$	input resistance	[7][8]	-	-	2.5	M $\Omega$


- [1] The ADC is monotonic, there are no missing codes.
- [2] The differential linearity error ( $E_D$ ) is the difference between the actual step width and the ideal step width. See [Figure 17](#).
- [3] The integral non-linearity ( $E_{L(adj)}$ ) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See [Figure 17](#).
- [4] The offset error ( $E_O$ ) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See [Figure 17](#).
- [5] The gain error ( $E_G$ ) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See [Figure 17](#).
- [6] The absolute error ( $E_T$ ) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See [Figure 17](#).
- [7]  $T_{amb} = 25^{\circ}\text{C}$ ; maximum sampling frequency  $f_s = 400\text{ kSamples/s}$  and analog input capacitance  $C_{ia} = 1\text{ pF}$ .
- [8] Input resistance  $R_i$  depends on the sampling frequency  $f_s$ :  $R_i = 1 / (f_s \times C_{ia})$ .

## 10.5 Power consumption LPC1100 series (LPC111x/101/201/301)

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOOnDIR registers.
- Write 0 to all GPIOOnDATA registers to drive the outputs LOW.





002aaaf425

Fig 46. I<sup>2</sup>C-bus pins clock timing

## 11.7 SPI interfaces

Table 29. Dynamic characteristics of SPI pins in SPI mode

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>SPI master (in SPI mode)</b>						
$T_{cy(clk)}$	clock cycle time	full-duplex mode [1]	50	-	-	ns
		when only transmitting [1]	40	-	-	ns
$t_{DS}$	data set-up time	in SPI mode [2] $2.4 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	15	-	-	ns
		$2.0 \text{ V} \leq V_{DD} < 2.4 \text{ V}$ [2]	20	-	-	ns
		$1.8 \text{ V} \leq V_{DD} < 2.0 \text{ V}$ [2]	24	-	-	ns
$t_{DH}$	data hold time	in SPI mode [2]	0	-	-	ns
$t_{V(Q)}$	data output valid time	in SPI mode [2]	-	-	10	ns
$t_{h(Q)}$	data output hold time	in SPI mode [2]	0	-	-	ns
<b>SPI slave (in SPI mode)</b>						
$T_{cy(PCLK)}$	PCLK cycle time		20	-	-	ns
$t_{DS}$	data set-up time	in SPI mode [3][4]	0	-	-	ns
$t_{DH}$	data hold time	in SPI mode [3][4]	$3 \times T_{cy(PCLK)} + 4$	-	-	ns
$t_{V(Q)}$	data output valid time	in SPI mode [3][4]	-	-	$3 \times T_{cy(PCLK)} + 11$	ns
$t_{h(Q)}$	data output hold time	in SPI mode [3][4]	-	-	$2 \times T_{cy(PCLK)} + 5$	ns

[1]  $T_{cy(clk)} = (\text{SSPCLKDIV} \times (1 + \text{SCR}) \times \text{CPDVSR}) / f_{\text{main}}$ . The clock cycle time derived from the SPI bit rate  $T_{cy(clk)}$  is a function of the main clock frequency  $f_{\text{main}}$ , the SPI peripheral clock divider (SSPCLKDIV), the SPI SCR parameter (specified in the SSP0CR0 register), and the SPI CPDVSR parameter (specified in the SPI clock prescale register).

[2]  $T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ .

[3]  $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$ .

[4]  $T_{amb} = 25^{\circ}\text{C}$ ; for normal voltage supply range:  $V_{DD} = 3.3 \text{ V}$ .

TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm

SOT361-1




Fig 56. Package outline SOT361-1 (TSSOP28)

DIP28: plastic dual in-line package; 28 leads (600 mil)

SOT117-1





Fig 57. Package outline SOT117-1 (DIP28)

**Fig 69. Reflow soldering of the LQFP48 package**

