
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	28-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114fdh28-102-5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

- Digital peripherals:
 - Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors. In addition, a configurable open-drain mode is supported on the LPC1100L and LPC1100XL series.
 - ♦ GPIO pins can be used as edge and level sensitive interrupt sources.
 - ◆ High-current output driver (20 mA) on one pin.
 - ♦ High-current sink drivers (20 mA) on two l²C-bus pins in Fast-mode Plus (not on LPC1112FDH20/102).
 - Four general purpose counter/timers with up to eight capture inputs and up to 13 match outputs.
 - ◆ Programmable WatchDog Timer (WDT) the LPC1100 series only.
 - Programmable windowed WDT on the LPC1100L and LPC1100XL series only.
- Analog peripherals:
 - ♦ 10-bit ADC with input multiplexing among 5, 6, or 8 pins depending on package size.
- Serial interfaces:
 - ◆ UART with fractional baud rate generation, internal FIFO, and RS-485 support.
 - Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities (second SPI on LPC1100 and LPC1100L series LQFP48 package only).
 - ♦ I²C-bus interface supporting full I²C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode (not on LPC1112FDH20/102).
- Clock generation:
 - 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
 - Crystal oscillator with an operating range of 1 MHz to 25 MHz.
 - ◆ Programmable watchdog oscillator with a frequency range of 9.4 kHz to 2.3 MHz.
 - PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
 - Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, and the Watchdog clock.
- Power control:
 - Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.
 - Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption for any given application through one simple function call. (LPC1100L and LPC1100XL series only.)
 - ◆ Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
 - Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 13 of the functional pins.
 - Power-On Reset (POR).
 - Brownout detect with up to four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single power supply (1.8 V to 3.6 V).
- Available as LQFP48 package, HVQFN33 package, and TFBGA48 package.

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.


32-bit ARM Cortex-M0 microcontroller

Type number	Package							
	Name	Description	Version					
LPC1114FHI33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a					
LPC1114FHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a					
LPC1114JHI33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a					
LPC1114FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114FHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114JHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114FHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1114JHN33/333	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a					
LPC1113FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1113FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1113FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1113JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 8 1.4 mm						
LPC1114FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1114FBD48/302	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1114FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1114JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1114FBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1114JBD48/323	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1114FBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1114JBD48/333	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					
LPC1115FBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2					

Table 1. Ordering information ...continued

32-bit ARM Cortex-M0 microcontroller

5. Block diagram



32-bit ARM Cortex-M0 microcontroller

Symbol	Pin TSSOP28/ DIP28		Start logic input	Туре	Reset state [1]	Description	
PIO1_5/RTS/	14	[3]	no	I/O	I; PU	PIO1_5 — General purpose digital input/output pin.	
CT32B0_CAP0				0	-	RTS — Request To Send output for UART.	
				I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.	
PIO1_6/RXD/	15	[3]	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.	
CT32B0_MAT0				I	-	RXD — Receiver input for UART.	
				0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.	
PIO1_7/TXD/	16	[3]	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.	
CT32B0_MAT1				0	-	TXD — Transmitter output for UART.	
				0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.	
PIO1_8/	17	[3]	no	I/O	I; PU	PIO1_8 — General purpose digital input/output pin.	
CT16B1_CAP0				I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.	
PIO1_9/	18	[3]	no	I/O	I; PU	PIO1_9 — General purpose digital input/output pin.	
CT16B1_MAT0				0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.	
V _{DD}	21		-		-	3.3 V supply voltage to the internal regulator and the external rail.	
V _{DDA}	7		-	-	-	3.3 V supply voltage to the ADC. Also used as the ADC reference voltage.	
XTALIN	20	[6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.	
XTALOUT	19	[6]	-	0	-	Output from the oscillator amplifier.	
V _{SS}	22		-		-	Ground.	
V _{SSA}	8		-	-	-	Analog ground.	

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ... continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

- [4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

32-bit ARM Cortex-M0 microcontroller

7. Functional description

7.1 ARM Cortex-M0 processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption.

7.2 On-chip flash program memory

The LPC1110/11/12/13/14/15 contain 64 kB (LPC1115), 56 kB (LPC1114/333), 48 kB (LPC1114/323), 32 kB (LPC1114), 24 kB (LPC1113), 16 kB (LPC1112), 8 kB (LPC1111) or 4 kB (LPC1110) of on-chip flash memory.

7.3 On-chip SRAM

The LPC1110/11/12/13/14/15 contain a total of 8 kB, 4 kB, 2 kB, or 1 kB on-chip static RAM memory.

7.4 Memory map

The LPC1110/11/12/13/14/15 incorporate several distinct memory regions, shown in the following figures. Figure 14 shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 MB in size, and is divided to allow for up to 128 peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.

32-bit ARM Cortex-M0 microcontroller

- On the LPC1100L and LPC1100XL series, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.
- Programmable open-drain mode for series LPC1100L and LPC1100XL.

7.8 UART

The LPC1110/11/12/13/14/15 contain one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.8.1 Features

- Maximum UART data bit rate of 3.125 MBit/s.
- 16 Byte Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.

7.9 SPI serial I/O controller

The LPC1100 and LPC1100L series contain two SPI controllers on the LQFP48 package and one SPI controller on the HVQFN33/TSSOP28/DIP28/TSSOP20/SO20 packages (SPI0).

The LPC1100XL series contain two SPI controllers.

Both SPI controllers support SSP features.

The SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SPI supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.9.1 Features

- Maximum SPI speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication

32-bit ARM Cortex-M0 microcontroller

- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.10 I²C-bus serial I/O controller

The LPC1110/11/12/13/14/15 contain one I²C-bus controller.

Remark: Part LPC1112FDH20/102 does not contain the I²C-bus controller.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock Line (SCL) and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.10.1 Features

- The I²C-interface is a standard I²C-bus compliant interface with open-drain pins. The I²C-bus interface also supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- The I²C-bus controller supports multiple address recognition and a bus monitor mode.

7.11 10-bit ADC

The LPC1110/11/12/13/14/15 contain one ADC. It is a single 10-bit successive approximation ADC with eight channels.

7.11.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V_{DD}.
- 10-bit conversion time \ge 2.44 μ s (up to 400 kSamples/s).
- Burst conversion mode for single or multiple inputs.

32-bit ARM Cortex-M0 microcontroller

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

7.16.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is \pm 40 %.

7.16.2 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The PLL output frequency must be lower than 100 MHz. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.16.3 Clock output

The LPC1110/11/12/13/14/15 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.16.4 Wake-up process

The LPC1110/11/12/13/14/15 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the system oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

7.16.5 Power control

The LPC1110/11/12/13/14/15 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.16.5.1 Power profiles (LPC1100L and LPC1100XL series only)

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1110/11/12/13/14/15 for one of the following power modes:

32-bit ARM Cortex-M0 microcontroller

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the *LPC111x user manual*.

7.17.5 APB interface

The APB peripherals are located on one APB bus.

7.17.6 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main static RAM, and the Boot ROM.

7.17.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs serve as external interrupts (see <u>Section 7.17.1</u>).


7.18 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported.


NXP Semiconductors


LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller





Product data sheet

32-bit ARM Cortex-M0 microcontroller

fundamental mode oscillation (the fundamental frequency is represented by L, C_L and R_S). Capacitance C_P in <u>Figure 50</u> represents the parallel package capacitance and should not be larger than 7 pF. Parameters F_{OSC} , C_L , R_S and C_P are supplied by the crystal manufacturer (see Table 30).




Table 30.	Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external
	components parameters) low frequency mode

<u> </u>						
Fundamental oscillation frequency F _{OSC}	Crystal load capacitance C _L	Maximum crystal series resistance R _S	External load capacitors C _{X1} , C _{X2}			
1 MHz to 5 MHz	10 pF	< 300 Ω	18 pF, 18 pF			
	20 pF	< 300 Ω	39 pF, 39 pF			
	30 pF	< 300 Ω	57 pF, 57 pF			
5 MHz to 10 MHz	10 pF	< 300 Ω	18 pF, 18 pF			
	20 pF	< 200 Ω	39 pF, 39 pF			
	30 pF	< 100 Ω	57 pF, 57 pF			
10 MHz to 15 MHz	10 pF	< 160 Ω	18 pF, 18 pF			
	20 pF	< 60 Ω	39 pF, 39 pF			
15 MHz to 20 MHz	10 pF	< 80 Ω	18 pF, 18 pF			

Table 31.	Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external
	components parameters) high frequency mode

······································					
Fundamental oscillation frequency F _{OSC}		Maximum crystal series resistance R _S	External load capacitors C _{X1} , C _{X2}		
15 MHz to 20 MHz	10 pF	< 180 Ω	18 pF, 18 pF		
	20 pF	< 100 Ω	39 pF, 39 pF		
20 MHz to 25 MHz	10 pF	< 160 Ω	18 pF, 18 pF		
	20 pF	< 80 Ω	39 pF, 39 pF		

Product data sheet

32-bit ARM Cortex-M0 microcontroller

12.4 XTAL Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{X1} , C_{X2} , and C_{X3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{X1} and C_{X2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

12.5 Standard I/O pad configuration


Figure 51 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Digital output: Pseudo open-drain mode enable/disabled
- Analog input

32-bit ARM Cortex-M0 microcontroller

12.8 ADC effective input impedance

A simplified diagram of the ADC input channels can be used to determine the effective input impedance seen from an external voltage source. See Figure 53.



The effective input impedance, R_{in} , seen by the external voltage source, V_{EXT} , is the parallel impedance of ((1/f_s x C_{ia}) + R_{mux} + R_{sw}) and (1/f_s x C_{io}), and can be calculated using <u>Equation 2</u> with

fs = sampling frequency

 $C_{ia} = ADC$ analog input capacitance

R_{mux} = analog mux resistance

 R_{sw} = switch resistance

 C_{io} = pin capacitance

$$R_{in} = \left(\frac{1}{f_s \times C_{ia}} + R_{mux} + R_{sw}\right) \parallel \left(\frac{1}{f_s \times C_{io}}\right)$$
(2)

Under nominal operating condition $V_{DD} = 3.3$ V and with the maximum sampling frequency fs = 400 kHz, the parameters assume the following values:

$$\begin{split} C_{ia} &= 1 \text{ pF (max)} \\ R_{mux} &= 2 \text{ k}\Omega \text{ (max)} \\ R_{sw} &= 1.3 \text{ k}\Omega \text{ (max)} \\ C_{io} &= 7.1 \text{ pF (max)} \end{split}$$

The effective input impedance with these parameters is $R_{in} = 308 \text{ k}\Omega$.

32-bit ARM Cortex-M0 microcontroller

13. Package outline




Fig 54. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.


LPC111X

103 of 127


NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

15. Abbreviations

Table 33. Abbreviations					
Acronym	Description				
ADC	Analog-to-Digital Converter				
AHB	Advanced High-performance Bus				
APB	Advanced Peripheral Bus				
BOD	BrownOut Detection				
GPIO	General Purpose Input/Output				
PLL	Phase-Locked Loop				
RC	Resistor-Capacitor				
SPI	Serial Peripheral Interface				
SSI	Serial Synchronous Interface				
SSP	Synchronous Serial Port				
TEM	Transverse ElectroMagnetic				
UART	Universal Asynchronous Receiver/Transmitter				

16. References

[1]	LPC111x/LPC11Cxx User manual UM10398:
	http://www.nxp.com/documents/user_manual/UM10398.pdf

[2] LPC111x Errata sheet: http://www.nxp.com/documents/errata_sheet/ES_LPC111X.pdf

32-bit ARM Cortex-M0 microcontroller

17. Revision history

Table 34. Revision h	-	Data alteration for	Charrier	Sumana da -				
Document ID	Release date	Data sheet status	Change notice	-				
LPC111X v.9.2	20140326	Product data sheet	-	LPC111X v.9.1				
Modifications:	must be pu as a GPIO	 Pin description tables for RESET/PIO0_0 updated: In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed. See Section 6.2. Pin description notes relating to open-drain I2C-bus pins updated for clarity in 						
	Section 6.2	v .						
	Parts adde LPC1113JH LPC1114JE	d: LPC1114JHI33/303, I IN33/203, LPC1114JHN	LPC1111JHN33/103 133/303, LPC1114J 148/323, LPC1113JE	3, LPC1112JHN33/203, BD48/333, LPC1112FHI33/102, BD48/303, LPC1113JHN33/303,				
LPC111X v.9.1	20131213	Product data sheet	-	LPC111X v.9				
Modifications:	 Table 17 "S 	Static characteristics (LP	C1100XL series)":	-				
	105 °C.			ver-down modes @ 25 °C and				
	LPC111	fable note 11 "105 °C sµ 4JHN33, LPC1115JBD₄	48, and LPC1115JE	T48 parts."				
	-		-	pin are pulled HIGH externally."				
		 Table 16 "Static characteristics (LPC1100, LPC1100L series)": 						
	 Updated 	d Table note 9 "WAKEU	P pin and RESET p	in are pulled HIGH externally."				
LPC111X v.9	20131029	Product data sheet	-	LPC111X v.8.2				
Modifications:		 Added LPC1112JHI33/203, LPC1114JHN33/333, LPC1115JBD48/303, and LPC1115JET48/303 parts. 						
	 Removed t_{clk(H)} and t_{clk(L)} from Figure 47 "SPI master timing in SPI mode" and Figure 48 "SPI slave timing in SPI mode"; spec not characterized. 							
	Table 22 "F LPC1100X	ower-up characteristics	[1]": Added table no	ote "Does not apply to				
LPC111X v.8.2	20130805	Product data sheet	-	LPC111X v.8.1				
Modifications:	 Added LPC 	C1115FET48/303.						
LPC111X v.8.1	20130524	Product data sheet	-	LPC111X v.8				
Modifications:	 Table 4 thru 	u Table 11: Added "5 V t	olerant pad" to RES	SET/PIO0_0 table note.				
	 Added Sec 							
	 SRAM size 	corrected for part LPC	1112FHN24/202 (4	kB). See Table 2.				
LPC111X v.8	20130220	Product data sheet	-	LPC111X v.7.5				
Modifications:		Static characteristics" ad	ded Pin capacitanc					
	 Default pin 	 Default pin state corrected for pins PIO0_4 and PIO0_5 (I; IA) in Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)". 						
	 Table 12 "L 	 Table 12 "Limiting values" expanded for clarity. 						
	 Table 19 " I added. 	 Table 19 " Power consumption at very low frequencies using the watchdog oscillator" added. 						
	 Added Sec 	tion 12.2 "Use of ADC i	nput trigger signals'					
		tion 12.8 "ADC effective						
LPC111X v.7.5	20121002	Product data sheet	-	LPC111X v.7.4				

Table 34. Revision history

32-bit ARM Cortex-M0 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes		
Modifications:	BOD level 0 for	reset added in Table 15.	•	1		
LPC111X v.7.4	20120730	Product data sheet	-	LPC111X v.7.3		
Modifications:	HVQFN33" (HVQFN33	 Function SSEL1 added to pin PIO2_0 in Figure 6 "LPC1100XL series pin configuration HVQFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)". BOD level 0 for reset and interrupt removed. 				
LPC111X v.7.3	20120706	Product data sheet	-	LPC111X v.7.2		
Modifications:		Dinout for part LPC1112F Figure 10.	HN24/202. Pin XT	ALOUT replaced by V _{DD} . See		
LPC111X v.7.2	20120604	Product data sheet	-	LPC111X v.7.1		
Modifications:	$V \le V_{DD} \le 3$ • Capture-cle	3.6 V in Table 13).		s to 1.8 V \leq V _{DD} < 2.5 V and 2.5 ter/timers (see Section 7.12;		
	 Figure 47 u Added Sec Added LPC 	updated for parts with control tion 9.5 "CoreMark data" C1100L series part (LPC1 equency range corrected	, 1112FHN24/202).	ain mode.		
LPC111X v.7.1	20120401	Product data sheet	-	LPC111X v.7		
Modifications:	Added HVC	QFN33 (5x5) reflow sold	ering information.			
LPC111X v.7	20120301	Product data sheet	-	LPC1110_11_12_13_14 v.6		
Modifications:	LPC1112FF LPC1113FF LPC1114FF	 LPC1100XL series parts added (LPC1111FHN33/103, LPC1111FHN33/203, LPC1112FHN33/103, LPC1112FHN33/203, LPC1112FHI33/203, LPC1113FBD48/303, LPC1113FHN33/203, LPC1113FHN33/303, LPC1114FBD48/303, LPC1114FHN33/203, LPC1114FHN33/303, LPC1114FBD48/323, LPC1114FBD48/333, LPC1114FHN33/333, LPC1115FBD48/303). 				
LPC1110_11_12_13_14 v.6	20111102	Product data sheet	-	LPC1111_12_13_14 v.5		
Modifications:	 Parts LPC1 	112FHI33/202 and LPC 112FDH28/102, LPC111 DH20/102, LPC1110FD2	4FDH28/102, LPC			
LPC1111_12_13_14 v.5	20110622	Product data sheet	-	LPC1111_12_13_14 v.4		
Modifications:	 Pull-up leve Parameter WWDT for Programma and Section Condition for 	n 7.12. or parameter T _{stg} in Tabl 4 of Table 5 updated.	Table 4 and Sectio le 17. 302 added in Secti r parts LPC111x/10	n 7.7.1.		
		PLCC44 package information	ation			

Table 34. Revision history ...continued