

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-HVQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114fhi33-302-5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

Type number	Series			Power profiles	UART	I ² C/ Fast+		ADC channel	GPIO	Package	Temp <u>^[1]</u>
LPC1115JBD48/303	LPC1100XL	64 kB	8 kB	yes	1	1	2	8	42	LQFP48	J
LPC1115FET48/303	LPC1100XL	64 kB	8 kB	yes	1	1	2	8	42	TFBGA48	F
LPC1115JET48/303	LPC1100XL	64 kB	8 kB	yes	1	1	2	8	42	TFBGA48	J


Table 2. Ordering options ...continued

[1] $F = -40 \degree C$ to +85 $\degree C$, $J = -40 \degree C$ to +105 $\degree C$.


NXP Semiconductors


LPC1110/11/12/13/14/15


32-bit ARM Cortex-M0 microcontroller











LPC111X

17 of 127

32-bit ARM Cortex-M0 microcontroller

6.2 Pin description

Table 4. LPC1100L series: LPC1110/11/12 pin description table (SO20 and TSSOP20 package with I²C-bus pins)

Cumb al			04	T	Derit	Description
Symbol	Pin SO20/ TSSOP20		Start logic input	туре	Reset state [1]	Description
PIO0_0 to PIO0_11				I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	17	[2]	yes	I	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	18	[3]	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	19	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_4/SCL	20	[4]	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).
				I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	5	[4]	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).
				I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	6	[3]	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWCLK/PIO0_10/	3	[3]	yes	I	I; PU	SWCLK — Serial wire clock.
SCK0/ CT16B0_MAT2				I/O	-	PIO0_10 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

PIO0_0 to PIO0_11 I/O Port 0 — Port 0 is a 12-bit I/O port with individual dire function controls for each bit. The operation of port 0 p on the function selected through the IOCONFIG registion on the function on the function selected through the IOCONFIG registion on the function on the function to begin at address 0. In deep power-down mode, this pin must be pulled HIV externally. The RESET pin can be left unconnected or GPIO pin if an external RESET function is not needed power-down mode is not used. I/O - PIO0_0 — General purpose digital input/output pin wit glitch filter. PIO0_1/CLKOUT/ 24 I/O I; PU PIO0_1 — General purpose digital input/output pin. A	pins depends ster block. A LOW-going , causing I/O and processor HIGH r be used as a ed and Deep
pulse as short as 50 ns on this pin resets the device, or ports and peripherals to take on their default states, ar execution to begin at address 0. In deep power-down mode, this pin must be pulled Hile externally. The RESET pin can be left unconnected or GPIO pin if an external RESET function is not needed power-down mode is not used. I/O - PIO0_0 — General purpose digital input/output pin wit glitch filter.	, causing I/O and processor IIGH r be used as a ed and Deep
externally. The RESET pin can be left unconnected or GPIO pin if an external RESET function is not needed power-down mode is not used. I/O - PIO0_0 — General purpose digital input/output pin wit glitch filter.	r be used as a ed and Deep
glitch filter.	vith 10 ns
PIO0_1/CLKOUT/ 24 [3] yes I/O I; PU PIO0_1 — General purpose digital input/output pin. A	
CT32B0_MAT2 on this pin during reset starts the ISP command handl	
O - CLKOUT — Clockout pin.	
O - CT32B0_MAT2 — Match output 2 for 32-bit timer 0.	
PIO0_2/SSEL0/ 25 3 yes I/O I; PU PIO0_2 — General purpose digital input/output pin.	
CT16B0_CAP0 I/O - SSEL0 — Slave Select for SPI0.	
I - CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.	
PIO0_3 26 3 yes I/O I; PU PIO0_3 — General purpose digital input/output pin.	
PIO0_4/SCL 27 4 yes I/O I; IA PIO0_4 — General purpose digital input/output pin (op	open-drain).
I/O - SCL — I ² C-bus, open-drain clock input/output. High-constrainty only if I ² C Fast-mode Plus is selected in the I/O configuregister.	
PIO0_5/SDA 5 4 yes I/O I; IA PIO0_5 — General purpose digital input/output pin (op	open-drain).
I/O - SDA — I ² C-bus, open-drain data input/output. High-cu only if I ² C Fast-mode Plus is selected in the I/O config register.	
PIO0_6/SCK0 6 [3] yes I/O I; PU PIO0_6 — General purpose digital input/output pin.	
I/O - Scko — Serial clock for SPI0.	
PIO0_7/CTS 28 3 yes I/O I; PU PIO0_7 — General purpose digital input/output pin (hi output driver).	nigh-current
I - Clear To Send input for UART.	
PIO0_8/MISO0/ 1 (3) yes I/O I; PU PIO0_8 — General purpose digital input/output pin.	
CT16B0_MAT0 I/O - MISO0 — Master In Slave Out for SPI0.	
O - CT16B0_MAT0 — Match output 0 for 16-bit timer 0.	
PIO0_9/MOSI0/ 2 ^[3] yes I/O I; PU PIO0_9 — General purpose digital input/output pin.	
CT16B0_MAT1 I/O - MOSIO — Master Out Slave In for SPI0.	
O - CT16B0_MAT1 — Match output 1 for 16-bit timer 0.	

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages)

32-bit ARM Cortex-M0 microcontroller

Table 8. LPC1	100 a	ind LPC	1100L se	ries: LPC	1113/14	pin description table (LQFP48 package) continued										
Symbol		Pin	Start logic input	Туре	Reset state [1]	Description										
SWCLK/PIO0_10/		29 <u>[3]</u>	yes	I	I; PU	SWCLK — Serial wire clock.										
SCK0/				I/O	-	PIO0_10 — General purpose digital input/output pin.										
CT16B0_MAT2				I/O	-	SCK0 — Serial clock for SPI0.										
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.										
R/PIO0_11/ AD0/CT32B0_M/	AT3	32 <u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.										
				I/O	-	PIO0_11 — General purpose digital input/output pin.										
				I	-	AD0 — A/D converter, input 0.										
				0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.										
PIO1_0 to PIO1_	_11			I/O		Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.										
R/PIO1_0/ AD1/CT32B1_C/	AP0	33 <u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.										
				I/O	-	PIO1_0 — General purpose digital input/output pin.										
				I	-	AD1 — A/D converter, input 1.										
				I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.										
R/PIO1_1/ AD2/CT32B1_M/	AT0	34[5]	no	0	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.										
				I/O	-	PIO1_1 — General purpose digital input/output pin.										
				I	-	AD2 — A/D converter, input 2.										
				0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.										
R/PIO1_2/ AD3/CT32B1_M/		35 <u>^[5]</u>	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.										
				I/O	-	PIO1_2 — General purpose digital input/output pin.										
				I	-	AD3 — A/D converter, input 3.										
				0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.										
SWDIO/PIO1_3/		39 <u>[5]</u>	no	I/O	I; PU	SWDIO — Serial wire debug input/output.										
AD4/CT32B1_M	AT2			I/O	-	PIO1_3 — General purpose digital input/output pin.										
				1	-	AD4 — A/D converter, input 4.										
				0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.										
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP		40[5]	40 ^[5] no	40 <u>[5]</u>	40[5]	40 <u>^[5]</u>	40 <u>^[5]</u>	40[5]	40[5]	40 <u>[5]</u>	40[5]	40[5]	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
				I	-	AD5 — A/D converter, input 5.										
				0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.										
PIO1_5/RTS/		45 <u>[3]</u>	no	I/O	I; PU	PIO1_5 — General purpose digital input/output pin.										
CT32B0_CAP0				0	-	RTS — Request To Send output for UART.										
				1	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.										
LPC111X			•	All information	provided in this	s document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved										

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ... continued

Product data sheet

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description
PIO3_0 to PIO3_5			I/O		Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_6 to PIO3_11 are not available.
PIO3_0/DTR	36 <u>[3]</u>	no	I/O	I; PU	PIO3_0 — General purpose digital input/output pin.
			0	-	DTR — Data Terminal Ready output for UART.
PIO3_1/DSR	37 <u>[3]</u>	no	I/O	I; PU	PIO3_1 — General purpose digital input/output pin.
			I	-	DSR — Data Set Ready input for UART.
PIO3_2/DCD	43 <u>[3]</u>	no	I/O	I; PU	PIO3_2 — General purpose digital input/output pin.
			I	-	DCD — Data Carrier Detect input for UART.
PIO3_3/RI	48 <u>[3]</u>	no	I/O	I; PU	PIO3_3 — General purpose digital input/output pin.
			I	-	RI — Ring Indicator input for UART.
PIO3_4	18 <u>^[3]</u>	no	I/O	I; PU	PIO3_4 — General purpose digital input/output pin.
PIO3_5	21 <u>[3]</u>	no	I/O	I; PU	PIO3_5 — General purpose digital input/output pin.
V _{DD}	8; 44	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	6 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.
V _{SS}	5; 41	-	I	-	Ground.

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ...continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for LPC111x/101/201/301, pins pulled up to full V_{DD} level on LPC111x/002/102/202/302 (V_{DD} = 3.3 V)); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 52</u> for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see <u>Figure 51</u>).

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

LPC111X

32 of 127

32-bit ARM Cortex-M0 microcontroller

- In the LPC1110/11/12/13/14/15, the NVIC supports 32 vectored interrupts including up to 13 inputs to the start logic from individual GPIO pins.
- Four programmable interrupt priority levels with hardware priority level masking.
- Software interrupt generation.

7.5.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

7.6 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1110/11/12/13/14/15 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

7.7.1 Features

- Bit level port registers allow a single instruction to set or clear any number of bits in one write operation.
- Direction control of individual bits.
- All I/O default to inputs with pull-ups enabled after reset with the exception of the I²C-bus pins PIO0_4 and PIO0_5.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin (except for pins PIO0_4 and PIO0_5).
- On the LPC1100, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 2.6 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.

32-bit ARM Cortex-M0 microcontroller

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the *LPC111x user manual*.

7.17.5 APB interface

The APB peripherals are located on one APB bus.

7.17.6 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main static RAM, and the Boot ROM.

7.17.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs serve as external interrupts (see <u>Section 7.17.1</u>).

7.18 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported.

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I _{OL} LOW-level output current		V _{OL} = 0.4 V; I ² C-bus pins configured as Fast-mode Plus pins	20	-	-	mA
		$2.5~V \leq V_{DD} \leq 3.6~V$				
		$1.8~V \leq V_{DD} < 2.5~V$	16	-	-	
I _{LI}	input leakage current	$V_{I} = V_{DD}$ [1]	<u>6]</u> _	2	4	μA
		V ₁ = 5 V	-	10	22	μA
Oscillator p	bins		1	L		
V _{i(xtal)}	crystal input voltage		-0.5	1.8	1.95	V
V _{o(xtal)}	crystal output voltage		-0.5	1.8	1.95	V
Pin capacita	ance		1	L		
C _{io} input/output capacitance		pins configured for analog function	-	-	7.1	pF
		I ² C-bus pins (PIO0_4 and PIO0_5)	-	-	2.5	pF
		pins configured as GPIO	-	-	2.8	pF

Table 16. Static characteristics (LPC1100, LPC1100L series) ... continued

 $T_{amb} = -40 \,^{\circ}\text{C}$ to +85 $\,^{\circ}\text{C}$, unless otherwise specified.

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

 $[2] \quad T_{amb} = 25 \ ^{\circ}C.$

[3] I_{DD} measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.

[4] IRC enabled; system oscillator disabled; system PLL disabled.

[5] BOD disabled.

[6] All peripherals disabled in the SYSAHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration block.

- [7] IRC disabled; system oscillator enabled; system PLL enabled.
- [8] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0x0000 18FF.
- [9] WAKEUP pin and RESET pin are pulled HIGH externally.
- [10] System oscillator enabled; IRC disabled; system PLL disabled.

[11] Low-current mode PWR_LOW_CURRENT selected when running the set_power routine in the power profiles.

[12] Including voltage on outputs in 3-state mode.

[13] V_{DD} supply voltage must be present.

[14] 3-state outputs go into 3-state mode in Deep power-down mode.

[15] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[16] To $V_{\text{SS}}.$

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.4	-	V
V _{OH}	HIGH-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OH} = -4 \ mA \end{array} \label{eq:VDD}$	$V_{DD}-0.4$	-	-	V
		$\begin{array}{l} 1.8 \ \text{V} \leq \text{V}_{\text{DD}} < 2.5 \ \text{V}; \\ \text{I}_{\text{OH}} = -3 \ \text{mA} \end{array}$	$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OL} = 4 \ mA \end{array} \label{eq:VDD}$	-	-	0.4	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}; \\ \text{I}_{\text{OL}} = 3 \text{ mA}$	-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 V;$ 2.5 V $\leq V_{DD} \leq 3.6 V$	-4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	-3	-	-	mA
I _{OL}	LOW-level output current	$V_{OL} = 0.4 V$ 2.5 V $\leq V_{DD} \leq 3.6 V$	4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	3	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V [16]	-	-	-45	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ [16]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 V;$	-15	-50	-85	μA
		$2.0~V \leq V_{DD} \leq 3.6~V$				
		$1.8~\text{V} \leq \text{V}_{\text{DD}} < 2.0~\text{V}$	-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$	0	0	0	μA
High-drive o	output pin (PIO0_7)					
I _{IL}	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I _{IH}	HIGH-level input current	V _I = V _{DD} ; on-chip pull-down resistor disabled	-	0.5	10	nA
I _{OZ}	OFF-state output current	$V_O = 0 V; V_O = V_{DD};$ on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [13][14] a digital function [15]	-	-	5.0	V
Vo	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		0.4	-	-	V

Table 17. Static characteristics (LPC1100XL series) ... continued $T_{amb} = -40$ °C to +105 °C. unless otherwise specified.

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
V _{OH}	HIGH-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OH} = -20 \ mA \end{array} \label{eq:VDD}$	$V_{DD} - 0.4$	-	-	V
		$\begin{array}{l} 1.8 \ \text{V} \leq \text{V}_{\text{DD}} < 2.5 \ \text{V}; \\ \text{I}_{\text{OH}} = -12 \ \text{mA} \end{array}$	$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OL} = 4 \ mA \end{array} \label{eq:VDD}$	-	-	0.4	V
		$\begin{array}{l} 1.8 \ \text{V} \leq \text{V}_{\text{DD}} < 2.5 \ \text{V}; \\ \text{I}_{\text{OL}} = 3 \ \text{mA} \end{array}$	-	-	0.4	V
I _{OH}	HIGH-level output current		20	-	-	mA
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}$	12	-	-	mA
I _{OL}	LOW-level output current	$V_{OL} = 0.4 \text{ V}$ 2.5 V $\leq V_{DD} \leq 3.6 \text{ V}$	4	-	-	mA
		$1.8 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ ^[16]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu} pull-up current	pull-up current	$V_{I} = 0 V$ $2.0 V \leq V_{DD} \leq 3.6 V$	-15	-50	-85	μA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.0 V	-10	-50	-85	μA
		$V_{DD} < V_I < 5 V$	0	0	0	μA
I ² C-bus pin	ns (PIO0_4 and PIO0_5)	l	1	1		
V _{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	$0.05V_{DD}$	-	V
	LOW-level output current	$V_{OL} = 0.4$ V; l ² C-bus pins configured as standard mode pins	3.5	-	-	mA
		$2.5 V \le V_{DD} \le 3.6 V$ 1.8 V \le V_{DD} < 2.5 V	3			
I _{OL}	LOW-level output	V _{OL} = 0.4 V; I ² C-bus pins	20	-	-	mA
	current	configured as Fast-mode Plus pins				
		$2.5~V \leq V_{DD} \leq 3.6~V$				
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}$	16	-	-	
ILI	input leakage current	$V_{I} = V_{DD} $ [17]	-	2	4	μA
		$V_{I} = 5 V$	-	10	22	μA

Table 17. Static characteristics (LPC1100XL series) ... continued $r_{\rm mb} = -40 \,^{\circ}{\rm C}$ to +105 $\,^{\circ}{\rm C}$, unless otherwise specified. Τ

32-bit ARM Cortex-M0 microcontroller

11.4 Internal oscillators


Table 25. Dynamic characteristic: internal oscillators

 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}; 2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}.$ [1]


Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f _{osc(RC)}	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller





Fig 56. Package outline SOT361-1 (TSSOP28)

32-bit ARM Cortex-M0 microcontroller



HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm


Fig 58. Package outline (HVQFN33 5x5)

All information provided in this document is subject to legal disclaimers.


NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

15. Abbreviations

Table 33. Abbre	viations
Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
GPIO	General Purpose Input/Output
PLL	Phase-Locked Loop
RC	Resistor-Capacitor
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TEM	Transverse ElectroMagnetic
UART	Universal Asynchronous Receiver/Transmitter

16. References

[1]	LPC111x/LPC11Cxx User manual UM10398:
	http://www.nxp.com/documents/user_manual/UM10398.pdf

[2] LPC111x Errata sheet: http://www.nxp.com/documents/errata_sheet/ES_LPC111X.pdf

32-bit ARM Cortex-M0 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes
Modifications:	 Power consumption graphs added for parts LPC111x/102/202/302 (Figure 13 to Figure 17). 			
	 Parameter V_{hys} for I²C bus pins: typical value corrected V_{hys} = 0.05V_{DD} in Table 7. 			
	 Typical value for parameter N_{endu} added in Table 12 "Flash characteristics". 			
	 I²C-bus pins configured as standard mode pins, parameter I_{OL} changed to 3.5 mA (minimum) for 2.0 V ≤ V_{DD} ≤ 3.6 V. 			
	 Section 11.6 "ElectroMagnetic Compatibility (EMC)" added. 			
	 Power-up characterization added (Section 10.1 "Power-up ramp conditions"). 			
LPC1111_12_13_14 v.3	20101110	Product data sheet	-	LPC1111_12_13_14 v.2
Modifications:	Parts LPC111x/102/202/302 added (LPC1100L series).			
	 Power consumption data for parts LPC111x/102/202/302 added in Table 7. 			
	 PLL output frequency limited to 100 MHz in Section 7.15.2. 			
	 Description of RESET and WAKEUP functions updated in Section 6. 			
	 WDT description updated in Section 7.14. The WDT is a 24-bit timer. 			
	 Power profiles added to Section 2 and Section 7 for parts LPC111x/102/202/302. 			
LPC1111_12_13_14 v.2	20100818	Product data sheet	-	LPC1111_12_13_14 v.1
Modifications:	 V_{ESD} limit changed to –6500 V (min) /+6500 V (max) in Table 6. 			
	 t_{DS} updated for SPI in master mode (Table 17). 			
	 Deep-sleep mode functionality changed to allow BOD and watchdog oscillator as the only analog blocks allowed to remain running in Deep-sleep mode (Section 7.15.5.3). 			
	• V_{DD} range changed to 3.0 V $\leq V_{DD} \leq$ 3.6 V in Table 15.			
	 Reset state of pins and start logic functionality added in Table 3 to Table 5. 			
	• Section 7.16.1 added.			
	 Section "Memory mapping control" removed. 			
	 V_{OH} and I_{OH} specifications updated for high-drive pins in Table 7. 			
	 Section 9.4 added. 			
LPC1111_12_13_14 v.1	20100416	Product data sheet	-	-

 Table 34.
 Revision history ...continued

32-bit ARM Cortex-M0 microcontroller

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

19. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP Semiconductors N.V.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com