

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D-4-11-	
Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114fhn33-303-5

 Table 1.
 Ordering information ...continued

Type number	Package		
	Name	Description	Version
LPC1112FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1112FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1112FHN24/202	HVQFN24	HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm	SOT616-3
LPC1112FHI33/102	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5\times5\times0.85$ mm	n/a
LPC1112FHI33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5\times5\times0.85$ mm	n/a
LPC1112FHI33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5\times5\times0.85$ mm	n/a
LPC1112JHI33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 5 \times 5 \times 0.85 mm	n/a
LPC1112FHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1112JHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1112JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1112FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1113FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1113FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1113FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1113JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1113FHN33/301	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1113FHN33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1113FHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1113JHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
_PC1114FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
_PC1114FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
_PC1114FHN33/301	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7\times7\times0.85$ mm	n/a
LPC1114FHN33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a

 Table 1.
 Ordering information ...continued

Type number	Package											
	Name	Description	Version									
LPC1115JBD48/303	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm	SOT313-2									
LPC1115FET48/303	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body 4.5 \times 4.5 \times 0.7 mm	SOT1155-2									
LPC1115JET48/303	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body 4.5 \times 4.5 \times 0.7 mm	SOT1155-2									

4.1 Ordering options

Table 2. Ordering options

Type number	Series	Flash	Total SRAM	Power profiles	UART	I ² C/ Fast+	SPI	ADC channel	GPIO	Package	Temp ^[1]
LPC1110										1	
LPC1110FD20	LPC1100L	4 kB	1 kB	yes	1	1	1	5	16	SO20	F
LPC1111											
LPC1111FDH20/002	LPC1100L	8 kB	2 kB	yes	1	1	1	5	16	TSSOP20	F
LPC1111FHN33/101	LPC1100	8 kB	2 kB	no	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/102	LPC1100L	8 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/103	LPC1100XL	8 kB	2 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1111JHN33/103	LPC1100XL	8 kB	2 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1111FHN33/201	LPC1100	8 kB	4 kB	no	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/202	LPC1100L	8 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1111FHN33/203	LPC1100XL	8 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1111JHN33/203	LPC1100XL	8 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112	1	•	1					1			
LPC1112FD20/102	LPC1100L	16 kB	4 kB	yes	1	1	1	5	16	SO20	F
LPC1112FDH20/102	LPC1100L	16 kB	4 kB	yes	1	-	1	5	14	TSSOP20	F
LPC1112FDH28/102	LPC1100L	16 kB	4 kB	yes	1	1	1	6	22	TSSOP28	F
LPC1112FHN24/202	LPC1100L	16 kB	4 kB	yes	1	1	1	6	19	HVQFN24	F
LPC1112FHN33/101	LPC1100	16 kB	2 kB	no	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/102	LPC1100L	16 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/103	LPC1100XL	16 kB	2 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHN33/103	LPC1100XL	16 kB	2 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112FHN33/201	LPC1100	16 kB	4 kB	no	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/202	LPC1100L	16 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHN33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHN33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J
LPC1112FHI33/102	LPC1100L	16 kB	2 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHI33/202	LPC1100L	16 kB	4 kB	yes	1	1	1	8	28	HVQFN33	F
LPC1112FHI33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	F
LPC1112JHI33/203	LPC1100XL	16 kB	4 kB	yes	1	1	2	8	28	HVQFN33	J

LPC111X

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I²C-bus pin compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I²C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 5. LPC1100L series: LPC1112 pin description table (TSSOP20 with V_{DDA} and V_{SSA} pins)

Symbol	Pin TSSOP20		Start logic input	Туре	Reset state [1]	Description
PIO0_0 to PIO0_11				I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	17	[2]	yes	I	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	18	<u>[3]</u>	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	19	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	20	[3]	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages)

Symbol	Pin TSSOP28/		Start logic input	Туре	_	Description
PIO0_0 to PIO0_11				I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	23	[2]	yes	I	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	24	[3]	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	25	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.
PIO0_3				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	26	[3]	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	27	[4]	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).
				I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	5	[4]	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).
				I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	6	[3]	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	28	[3]	yes	I/O	I; PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).
				I	-	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.


Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package)

Symbol		Pin	Start logic input	Туре		Description	
PIO0_0 to						Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.	
RESET/PI	O0_0	2[2]	yes	I	I;PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.	
						In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.	
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.	
PIO0_1/C CT32B0_I		3[3]	yes	I/O	I;PU	PIOO_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.	
				0	-	CLKOUT — Clock out pin.	
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.	
PIO0_2/S		8 <u>[3]</u>	yes	I/O	I;PU	PIO0_2 — General purpose digital input/output pin.	
CT16B0_0	CAP0			I/O	-	SSEL0 — Slave select for SPI0.	
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.	
PIO0_3		9 <u>[3]</u>	yes	I/O	I;PU	PIO0_3 — General purpose digital input/output pin.	
PIO0_4/S	CL	10 ^[4]	yes	I/O	I;IA	PIO0_4 — General purpose digital input/output pin (open-drain).	
	PIO0_4/SCL			I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.	
PIO0_5/SI	DA	11 ^[4]	yes	I/O	I;IA	PIO0_5 — General purpose digital input/output pin (open-drain).	
				I/O	-	SDA — I^2C -bus, open-drain data input/output. High-current sink only if I^2C Fast-mode Plus is selected in the I/O configuration register.	
PIO0_6/S	CK0	15 <u>[3]</u>	yes	I/O	this pin during reset starts the ISP command handler. CLKOUT — Clock out pin. CT32B0_MAT2 — Match output 2 for 32-bit timer 0. I;PU PIO0_2 — General purpose digital input/output pin. SSEL0 — Slave select for SPI0. CT16B0_CAP0 — Capture input 0 for 16-bit timer 0. I;PU PIO0_3 — General purpose digital input/output pin. I;IA PIO0_4 — General purpose digital input/output pin (open-drain). SCL — I²C-bus, open-drain clock input/output. High-current sink oif I²C Fast-mode Plus is selected in the I/O configuration register. I;IA PIO0_5 — General purpose digital input/output pin (open-drain). SDA — I²C-bus, open-drain data input/output. High-current sink oil²C Fast-mode Plus is selected in the I/O configuration register. I;PU PIO0_6 — General purpose digital input/output pin. SCK0 — Serial clock for SPI0. I;PU PIO0_7 — General purpose digital input/output pin (high-current output driver). CTS — Clear To Send input for UART. I;PU PIO0_8 — General purpose digital input/output pin. MISO0 — Master In Slave Out for SPI0. CT16B0_MAT0 — Match output 0 for 16-bit timer 0. I;PU PIO0_9 — General purpose digital input/output pin. MOSI0 — Master Out Slave In for SPI0.		
				I/O	-	SCK0 — Serial clock for SPI0.	
PIO0_7/C	TS	16 ^[3]	yes	I/O	I;PU		
				I	-	CTS — Clear To Send input for UART.	
PIO0_8/M		17 ^[3]	yes	I/O	I;PU	PIO0_8 — General purpose digital input/output pin.	
CT16B0_I	MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.	
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.	
PIO0_9/M	OSI0/	18 ^[3]	yes	I/O	I;PU	PIO0_9 — General purpose digital input/output pin.	
CT16B0_I	MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.	
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.	
SWCLK/P	IO0_10/	19 ^[3]	yes	I	I;PU	SWCLK — Serial wire clock.	
SCK0/	MATO			I/O	-	PIO0_10 — General purpose digital input/output pin.	
CT16B0_I	IAT2		1	I/O	-	SCK0 — Serial clock for SPI0.	
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.	

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ...continued

Symbol	LQFP48	TFBGA48	Start logic input	Туре	Reset state	Description
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	40[5]	A6[5]	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
				I	-	AD5 — A/D converter, input 5.
				0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
PIO1_5/RTS/	45 ^[3]	A3[3]	no	I/O	I; PU	PIO1_5 — General purpose digital input/output pin.
CT32B0_CAP0				0	-	RTS — Request To Send output for UART.
				I	-	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/	46[3]	B3[3]	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.
CT32B0_MAT0				I	-	RXD — Receiver input for UART.
				0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/	47 <u>[3]</u>	B2[3]	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1				0	-	TXD — Transmitter output for UART.
				0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_8/	9[3]	F2[3]	no	I/O	I; PU	PIO1_8 — General purpose digital input/output pin.
CT16B1_CAP0				I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
PIO1_9/	17 ^[3]	G4[3]	no	I/O	I; PU	PIO1_9 — General purpose digital input/output pin.
CT16B1_MAT0/				0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
MOSI1				I/O	-	MOSI1 — Master Out Slave In for SPI1.
PIO1_10/AD6/	30[5]	E8[5]	no	I/O	I; PU	PIO1_10 — General purpose digital input/output pin.
CT16B1_MAT1/				I	-	AD6 — A/D converter, input 6.
MISO1				0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
				I/O	-	MISO1 — Master In Slave Out for SPI1.
PIO1_11/AD7/	42[5]	A5[5]	no	I/O	I; PU	PIO1_11 — General purpose digital input/output pin.
CT32B1_CAP1				I	-	AD7 — A/D converter, input 7.
				I	-	CT32B1_CAP1 — Capture input 1 for 32-bit timer 1.
PIO2_0 to PIO2_11				I/O		Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.
PIO2_0/DTR/SSEL1	2[3]	B1[3]	no	I/O	I; PU	PIO2_0 — General purpose digital input/output pin.
				0	-	DTR — Data Terminal Ready output for UART.
				I/O	-	SSEL1 — Slave Select for SPI1.
PIO2_1/DSR/SCK1	13 ^[3]	H1 ^[3]	no	I/O	I; PU	PIO2_1 — General purpose digital input/output pin.
				I	-	DSR — Data Set Ready input for UART.
				I/O	-	SCK1 — Serial clock for SPI1.

Product data sheet



- In the LPC1110/11/12/13/14/15, the NVIC supports 32 vectored interrupts including up to 13 inputs to the start logic from individual GPIO pins.
- Four programmable interrupt priority levels with hardware priority level masking.
- Software interrupt generation.

7.5.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

7.6 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1110/11/12/13/14/15 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

7.7.1 Features

- Bit level port registers allow a single instruction to set or clear any number of bits in one write operation.
- Direction control of individual bits.
- All I/O default to inputs with pull-ups enabled after reset with the exception of the I²C-bus pins PIOO_4 and PIOO_5.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin (except for pins PIO0_4 and PIO0_5).
- On the LPC1100, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 2.6 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.

LPC111X

- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.10 I²C-bus serial I/O controller

The LPC1110/11/12/13/14/15 contain one I²C-bus controller.

Remark: Part LPC1112FDH20/102 does not contain the I²C-bus controller.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock Line (SCL) and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.10.1 Features

- The I²C-interface is a standard I²C-bus compliant interface with open-drain pins. The I²C-bus interface also supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- The I²C-bus controller supports multiple address recognition and a bus monitor mode.

7.11 10-bit ADC

The LPC1110/11/12/13/14/15 contain one ADC. It is a single 10-bit successive approximation ADC with eight channels.

7.11.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V_{DD}.
- 10-bit conversion time \geq 2.44 μs (up to 400 kSamples/s).
- Burst conversion mode for single or multiple inputs.

LPC111X

Table 16. Static characteristics (LPC1100, LPC1100L series) ...continued $T_{amb} = -40$ °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
Standard po	ort pins, RESET					
I _{IL}	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I _{IH}	HIGH-level input current	V _I = V _{DD} ; on-chip pull-down resistor disabled	-	0.5	10	nA
l _{OZ}	OFF-state output current	V _O = 0 V; V _O = V _{DD} ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide a digital function [12][13]	0	-	5.0	V
Vo	output voltage	output active	0	-	V_{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.4	-	V
V _{OH}	HIGH-level output voltage	$2.5 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V};$ $\text{I}_{OH} = -4 \text{ mA}$	V _{DD} - 0.4	-	-	V
		$1.8 \text{ V} \le \text{V}_{DD} < 2.5 \text{ V};$ $\text{I}_{OH} = -3 \text{ mA}$	$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output voltage	$2.5 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V};$ $\text{I}_{OL} = 4 \text{ mA}$	-	-	0.4	V
		1.8 V ≤ V _{DD} < 2.5 V; I _{OL} = 3 mA	-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 \text{ V};$ 2.5 V \leq V _{DD} \leq 3.6 V	-4	-	-	mA
		1.8 V ≤ V _{DD} < 2.5 V	-3	-	-	mA
I _{OL}	LOW-level output current	$V_{OL} = 0.4 \text{ V}$ 2.5 V \le V_{DD} \le 3.6 V	4	-	-	mA
		1.8 V ≤ V _{DD} < 2.5 V	3	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V [15]	-	-	-45	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD}$ [15]	-	-	50	mA
I _{pd}	pull-down current	V _I = 5 V	10	50	150	μΑ
I _{pu}	pull-up current	$V_I = 0 V;$	-15	-50	-85	μΑ
		$2.0~V \leq V_{DD} \leq 3.6~V$				
		1.8 V ≤ V _{DD} < 2.0 V	-10	-50	-85	μΑ
		$V_{DD} < V_I < 5 V$	0	0	0	μΑ
-	output pin (PIO0_7)	1	1			
I _{IL}	LOW-level input current	resistor disabled	-	0.5	10	nA
I _{IH}	HIGH-level input current	V _I = V _{DD} ; on-chip pull-down resistor disabled	-	0.5	10	nA

LPC111X

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

Table 17. Static characteristics (LPC1100XL series) ...continued


 $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.4	-	V
V _{OH}	HIGH-level output voltage	$2.5 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V};$ $\text{I}_{OH} = -4 \text{ mA}$	V _{DD} - 0.4	-	-	V
		$1.8 \text{ V} \le \text{V}_{DD} < 2.5 \text{ V};$ $\text{I}_{OH} = -3 \text{ mA}$	V _{DD} - 0.4	-	-	V
V _{OL}	LOW-level output voltage	$2.5 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V};$ $\text{I}_{OL} = 4 \text{ mA}$	-	-	0.4	V
		$1.8 \text{ V} \le \text{V}_{DD} < 2.5 \text{ V};$ $\text{I}_{OL} = 3 \text{ mA}$	-	-	0.4	V
I _{OH}	LOW-level input voltage hysteresis voltage HIGH-level output voltage LOW-level output voltage HIGH-level output current LOW-level output current HIGH-level short-circuit output current LOW-level short-circuit output current pull-down current pull-up current Pull-up current HIGH-level input current COW-level input current HIGH-level input current HIGH-level input current OFF-state output current input voltage Output voltage HIGH-level input	$V_{OH} = V_{DD} - 0.4 \text{ V};$ 2.5 V \le V_{DD} \le 3.6 V	-4	-	-	mA
		1.8 V ≤ V _{DD} < 2.5 V	-3	-	-	mA
I _{OL}	· ·	$V_{OL} = 0.4 \text{ V}$ 2.5 V \le V_{DD} \le 3.6 V	4	-	-	mA
		1.8 V ≤ V _{DD} < 2.5 V	3	-	-	mA
I _{OHS}		$V_{OH} = 0 V$ [16]	-	-	-45	mA
I _{OLS}		$V_{OL} = V_{DD}$ [16]	-	-	50	mA
I _{pd}	pull-down current	V _I = 5 V	10	50	150	μΑ
I _{pu}	pull-up current	V _I = 0 V;	-15	-50	-85	μΑ
		$2.0~V \leq V_{DD} \leq 3.6~V$				
		$1.8 \text{ V} \le \text{V}_{DD} < 2.0 \text{ V}$	-10	-50	-85	μΑ
		$V_{DD} < V_I < 5 V$	0	0	0	μΑ
High-drive o	output pin (PIO0_7)		r			
I _{IL}	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I _{IH}		V _I = V _{DD} ; on-chip pull-down resistor disabled	-	0.5	10	nA
I _{OZ}	-	V _O = 0 V; V _O = V _{DD} ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
V _I	input voltage	pin configured to provide [13][14] a digital function [15]	0	-	5.0	V
Vo	output voltage	output active	0	-	V_{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		0.4	-	-	V

10.5 Power consumption LPC1100 series (LPC111x/101/201/301)

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- · Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



Conditions: $T_{amb} = 25$ °C; active mode entered executing code while(1) {} from flash; all peripherals disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL = 0x1F); all peripheral clocks disabled; internal pull-up resistors disabled; BOD disabled.


- (1) System oscillator and system PLL disabled; IRC enabled.
- (2) System oscillator and system PLL enabled; IRC disabled.

Fig 18. Active mode: Typical supply current I_{DD} versus supply voltage V_{DD} for different system clock frequencies (for LPC111x/101/201/301)

10.6 Power consumption LPC1100L series (LPC111x/002/102/202/302)

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):


- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



Conditions: $T_{amb} = 25$ °C; active mode entered executing code while(1) {} from flash; all peripherals disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL = 0x1F); all peripheral clocks disabled; internal pull-up resistors disabled; BOD disabled; low-current mode.

- (1) System oscillator and system PLL disabled; IRC enabled.
- (2) System oscillator and system PLL enabled; IRC disabled.


Fig 23. Active mode: Typical supply current I_{DD} versus supply voltage V_{DD} for different system clock frequencies (for LPC111x/002/102/202/302)



13. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013			99-12-27 03-02-19

Fig 54. Package outline SOT163-1 (SO20)


I PC111X

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	e	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT360-1		MO-153				-99-12-27 03-02-19

Fig 55. Package outline SOT360-1 (TSSOP20)

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

Table 34. Revision history ... continued

Document ID	Release date	Data sheet status	Change notice	Supersedes		
Modifications:	BOD level 0 for	reset added in Table 15.				
LPC111X v.7.4	20120730	Product data sheet	-	LPC111X v.7.3		
Modifications:		and Table 11 "LPC1100X		1100XL series pin configuration 1/12/13/14 pin description table		
	BOD level 0) for reset and interrupt re	emoved.			
LPC111X v.7.3	20120706	Product data sheet	-	LPC111X v.7.2		
Modifications:	 Corrected p Table 6 and 		HN24/202. Pin XT.	ALOUT replaced by V _{DD} . See		
LPC111X v.7.2	20120604	Product data sheet	-	LPC111X v.7.1		
Modifications: • For parameters I_{OL} , V_{OL} , I_{OH} , V_{OH} , changed conditions to 1.8 V \leq V $V \leq V_{DD} \leq$ 3.6 V in Table 13).						
	 Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100XL series only). 					
	-	pdated for parts with con	figurable open-dra	ain mode.		
		ion 9.5 "CoreMark data"				
		1100L series part (LPC11	112FHN24/202).			
		quency range corrected.	T	T		
LPC111X v.7.1	20120401	Product data sheet	-	LPC111X v.7		
Modifications:	Added HVC	FN33 (5x5) reflow solder	ring information.			
LPC111X v.7	20120301	Product data sheet	-	LPC1110_11_12_13_14 v.6		
Modifications:	LPC1112FH LPC1113FH LPC1114FH	 LPC1100XL series parts added (LPC1111FHN33/103, LPC1111FHN33/203, LPC1112FHN33/103, LPC1112FHN33/203, LPC1112FHN33/203, LPC1113FBD48/303, LPC1113FHN33/203, LPC1113FHN33/303, LPC1114FBD48/303, LPC1114FHN33/203, LPC1114FHN33/303, LPC1114FHN33/303, LPC1114FBD48/323, LPC1114FBD48/333, LPC1114FHN33/333, LPC1115FBD48/303). 				
LPC1110_11_12_13_14 v.6	20111102	Product data sheet	-	LPC1111_12_13_14 v.5		
Modifications:	Parts LPC1	112FHI33/202 and LPC1	114FHI33/302 add	02 added.		
		112FDH28/102, LPC1114 DH20/102, LPC1110FD20	· ·	:1114FN28/102, /002, LPC1112FD20/102 added.		
LPC1111_12_13_14 v.5	20110622	Product data sheet	-	LPC1111_12_13_14 v.4		
Modifications:	ADC sampli	ing frequency corrected i	n Table 7 (Table n	ote 7).		
	Pull-up leve	I specified in Table 3 to T	able 4 and Sectio	n 7.7.1.		
	 Parameter T_{cy(clk)} corrected on Table 17. 					
	 WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.15. 					
	 Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 7.12. 					
 Condition for parameter T_{stg} in Table 5 updated. 						
	Table note 4 of Table 5 updated.Section 13 added.					
	Removed P	LCC44 package informa	tion.			
LPC1111_12_13_14 v.4	20110210	Product data sheet	-	LPC1111_12_13_14 v.3		

Table 34. Revision history ... continued

Document ID	Release date	Data sheet status	Change notice	Supersedes			
Modifications:		 Power consumption graphs added for parts LPC111x/102/202/302 (Figure 13 to Figure 17). 					
	 Parameter V_{hys} for I²C bus pins: typical value corrected V_{hys} = 0.05V_{DD} in Table 7. 						
	 Typical val 	ue for parameter N _{endu}	added in Table 12 "	Flash characteristics".			
	 I²C-bus pins configured as standard mode pins, parameter I_{OL} changed to 3.5 mA (minimum) for 2.0 V ≤ V_{DD} ≤ 3.6 V. 						
	Section 11	.6 "ElectroMagnetic Cor	mpatibility (EMC)" a	dded.			
	Power-up (Power-up characterization added (Section 10.1 "Power-up ramp conditions").					
LPC1111_12_13_14 v.3	20101110	Product data sheet	-	LPC1111_12_13_14 v.2			
Modifications:	Parts LPC	111x/102/202/302 added	d (LPC1100L series	s).			
	Power consumption data for parts LPC111x/102/202/302 added in Table 7.						
	PLL output frequency limited to 100 MHz in Section 7.15.2.						
	Description of RESET and WAKEUP functions updated in Section 6.						
	WDT description updated in Section 7.14. The WDT is a 24-bit timer.						
	Power prof	files added to Section 2	and Section 7 for p	arts LPC111x/102/202/302.			
LPC1111_12_13_14 v.2	20100818	Product data sheet	-	LPC1111_12_13_14 v.1			
Modifications:	V _{ESD} limit of	changed to -6500 V (mi	n) /+6500 V (max)	in Table 6.			
	• t _{DS} updated for SPI in master mode (Table 17).						
	 Deep-sleep mode functionality changed to allow BOD and watchdog oscillator as the only analog blocks allowed to remain running in Deep-sleep mode (Section 7.15.5.3). 						
	• V_{DD} range changed to 3.0 V \leq $V_{DD} \leq$ 3.6 V in Table 15.						
	 Reset state of pins and start logic functionality added in Table 3 to Table 5. 						
	Section 7.16.1 added.						
	Section "Memory mapping control" removed.						
	 V_{OH} and I_{OH} specifications updated for high-drive pins in Table 7. 						
	 Section 9.4 	4 added.					
LPC1111_12_13_14 v.1	20100416	Product data sheet	-	-			

18. Legal information

18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

LPC111X

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

20. Contents

1	General description	. 1	7.16.5.1	Power profiles (LPC1100L and LPC1100XL	
2	Features and benefits	. 1		series only)	54
3	Applications		7.16.5.2	I	
4	Ordering information		7.16.5.3	•	
			7.16.5.4		
4.1	Ordering options		7.17	System control	
5	Block diagram		7.17.1	Start logic	
6	Pinning information	11	7.17.2	Reset	56
6.1	Pinning		7.17.3	Brownout detection	56
6.2	Pin description	19	7.17.4	Code security (Code Read Protection - CRP)	
7	Functional description	45	7.17.5	APB interface	
7.1	ARM Cortex-M0 processor	45	7.17.6	AHBLite	
7.2	On-chip flash program memory	45	7.17.7	External interrupt inputs	
7.3	On-chip SRAM	45	7.18	Emulation and debugging	
7.4	Memory map		8	Limiting values	
7.5	Nested Vectored Interrupt Controller (NVIC) .	47	9	Thermal characteristics	59
7.5.1	Features		10	Static characteristics	61
7.5.2	Interrupt sources		10.1	LPC1100, LPC1100L series	61
7.6	IOCONFIG block		10.2	LPC1100XL series	65
7.7	Fast general purpose parallel I/O		10.3	ADC static characteristics	69
7.7.1	Features		10.4	BOD static characteristics	71
7.8	UART		10.5	Power consumption LPC1100 series	
7.8.1	Features			(LPC111x/101/201/301)	72
7.9	SPI serial I/O controller		10.6	Power consumption LPC1100L series	
7.9.1	Features			(LPC111x/002/102/202/302)	75
7.10	I ² C-bus serial I/O controller		10.7	Power consumption LPC1100XL series	
7.10.1 7.11	Features			(LPC111x/103/203/303/323/333)	
7.11 7.11.1	10-bit ADC Features		10.8	CoreMark data	
7.11.1	General purpose external event	50	10.9	Peripheral power consumption	
1.12	counter/timers	51	10.10	Electrical pin characteristics	85
7.12.1	Features		11	Dynamic characteristics	88
7.12.1	System tick timer		11.1	Power-up ramp conditions	88
7.13	Watchdog timer (LPC1100 series,	31	11.2	Flash memory	88
7.14	LPC111x/101/201/301)	51	11.3	External clock	
7.14.1	Features		11.4	Internal oscillators	
7.15	Windowed WatchDog Timer	01	11.5	I/O pins	
0	(LPC1100L and LPC1100XL series)	52	11.6	I ² C-bus	
7.15.1	Features		11.7	SPI interfaces	
7.16	Clocking and power control		12	Application information	
7.16.1	Crystal oscillators		12.1	ADC usage notes	97
7.16.1.1			12.2	Use of ADC input trigger signals	
7.16.1.2			12.3	XTAL input	97
7.16.1.3			12.4	XTAL Printed Circuit Board (PCB) layout	
7.16.2	System PLL	54		guidelines	
7.16.3	Clock output	54	12.5	Standard I/O pad configuration	
7.16.4	Wake-up process	54	12.6	Reset pad configuration	
7 16 5	Dower control	EΛ	12 7	FlectroMagnetic Compatibility (FMC)	101

continued >>