
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	56KB (56K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114fhn33-333-5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

- LPC1100L series available as TSSOP28 package, DIP28 package, TSSOP20 package, and SO20 package.
- Extended temperature (-40 °C to +105 °C) for selected parts (see <u>Table 2</u>).

3. Applications

- eMetering
- Alarm systems

- Lighting
- White goods

4. Ordering information

Type number	Package		
	Name	Description	Version
SO20, TSSOP20, TSS	OP28, and DI	P28 packages	
LPC1110FD20	SO20	SO20: plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
LPC1111FDH20/002	TSSOP20	TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
LPC1112FD20/102	SO20	SO20: plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
LPC1112FDH20/102	TSSOP20	TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
LPC1112FDH28/102	TSSOP28	TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
LPC1114FDH28/102	TSSOP28	TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
LPC1114FN28/102	DIP28	DIP28: plastic dual in-line package; 28 leads (600 mil)	SOT117-1
HVQFN24/33, LQFP48	, and TFBGA	48 packages	
LPC1111FHN33/101	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/102	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111JHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1112FHN33/101	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1112FHN33/102	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a


Product data sheet

© NXP Semiconductors N.V. 2014. All rights reserved.

NXP Semiconductors

LPC1110/11/12/13/14/15


32-bit ARM Cortex-M0 microcontroller




NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller





All information provided in this document is subject to legal disclaimers

32-bit ARM Cortex-M0 microcontroller

LPC1100L series: LPC1110/11/12 pin description table (SO20 and TSSOP20 package with Table 4. I²C-bus pins) ... continued

I ² C-bus p		contin				
Symbol	Pin SO20/ TSSOP20		Start logic input	Туре	Reset state [1]	Description
R/PIO0_11/ AD0/CT32B0_MAT3	4	<u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO0_11 — General purpose digital input/output pin.
				I	-	AD0 — A/D converter, input 0.
				0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_7				I/O		Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	7	[5]	yes	I	I; PU	 R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_0 — General purpose digital input/output pin.
				I	-	AD1 — A/D converter, input 1.
				I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	8	[5]	no	0	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_1 — General purpose digital input/output pin.
				I	-	AD2 — A/D converter, input 2.
				0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	9	[5]	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_2 — General purpose digital input/output pin.
				I	-	AD3 — A/D converter, input 3.
				0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/	10	[5]	no	I/O	I; PU	SWDIO — Serial wire debug input/output.
AD4/CT32B1_MAT2				I/O	-	PIO1_3 — General purpose digital input/output pin.
				I	-	AD4 — A/D converter, input 4.
				0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_6/RXD/	11	[3]	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.
CT32B0_MAT0				I	-	RXD — Receiver input for UART.
				0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/	12	[3]	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1				0	-	TXD — Transmitter output for UART.
				0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
V _{DD}	15		-		-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	14	[6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	13	[6]	-	0	-	Output from the oscillator amplifier.
V _{SS}	16		-		-	Ground.

LPC111X Product data sheet

32-bit ARM Cortex-M0 microcontroller

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I²C-bus pin compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 5. LPC1100L series: LPC1112 pin description table (TSSOP20 with V_{DDA} and V_{SSA} pins)

Symbol	Pin TSSOP20		Start logic input	Туре	Reset state [1]	Description
PIO0_0 to PIO0_11				I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	17	[2]	yes	1	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	18	[3]	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
				0	-	CLKOUT — Clockout pin.
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	19	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	20	[3]	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0				I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin TSSOP28/ DIP28		Start logic input	Туре	state [1]	Description
SWCLK/PIO0_10/	3	[3]	yes	I	I; PU	SWCLK — Serial wire clock.
SCK0/ CT16B0_MAT2				I/O	-	PIO0_10 — General purpose digital input/output pin.
				I/O	-	SCK0 — Serial clock for SPI0.
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	4	<u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO0_11 — General purpose digital input/output pin.
				I	-	AD0 — A/D converter, input 0.
				0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_9				I/O		Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	9	<u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_0 — General purpose digital input/output pin.
				I	-	AD1 — A/D converter, input 1.
				I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	10	[5]	no	0	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_1 — General purpose digital input/output pin.
				I	-	AD2 — A/D converter, input 2.
				0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	11	[5]	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_2 — General purpose digital input/output pin.
				I	-	AD3 — A/D converter, input 3.
				0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/	12	[5]	no	I/O	I; PU	SWDIO — Serial wire debug input/output.
AD4/CT32B1_MAT2				I/O	-	PIO1_3 — General purpose digital input/output pin.
				I	-	AD4 — A/D converter, input 4.
				0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	13	[5]	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
				1	-	AD5 — A/D converter, input 5.
				0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ... continued

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description
PIO0_0 to PIO0_11			I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	3 <u>[2]</u>	yes	1	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
					In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
			I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	4 <u>[3]</u>	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			0	-	CLKOUT — Clockout pin.
			0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/ CT16B0_CAP0	10 <u>[3]</u>	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
			I/O	-	SSEL0 — Slave Select for SPI0.
			I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	14 <u>[3]</u>	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	15 <u>^[4]</u>	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).
			I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	16 <u>^[4]</u>	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).
			I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	22 <u>[3]</u>	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.
			I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	23 <u>[3]</u>	yes	I/O	I; PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).
			I	-	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	27 <u>[3]</u>	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	28 <u>[3]</u>	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.
			0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package)

32-bit ARM Cortex-M0 microcontroller

- Optional conversion on transition of input pin or timer match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

7.12 General purpose external event counter/timers

The LPC1110/11/12/13/14/15 include two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes up to two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.12.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- Up to two capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.
- Four match registers per timer that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.

7.13 System tick timer

The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

7.14 Watchdog timer (LPC1100 series, LPC111x/101/201/301)

Remark: The watchdog timer without windowed features is available on parts LPC111x/101/201/301.

The purpose of the watchdog is to reset the microcontroller within a selectable time period.

7.14.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.

32-bit ARM Cortex-M0 microcontroller

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

7.16.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is \pm 40 %.

7.16.2 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The PLL output frequency must be lower than 100 MHz. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.16.3 Clock output

The LPC1110/11/12/13/14/15 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.16.4 Wake-up process

The LPC1110/11/12/13/14/15 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the system oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

7.16.5 Power control

The LPC1110/11/12/13/14/15 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.16.5.1 Power profiles (LPC1100L and LPC1100XL series only)

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1110/11/12/13/14/15 for one of the following power modes:

32-bit ARM Cortex-M0 microcontroller

8. Limiting values

Table 12. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage (core and external rail)	[2]	-0.5	+4.6	V
VI	input voltage		-0.5	+5.5	V
		5 V tolerant [2][4] open-drain pins PIO0_4 and PIO0_5	-0.5	+5.5	V
V _{IA}	analog input voltage	pin configured as [2][5] analog input	-0.5	4.6	V
I _{DD}	supply current	per supply pin	-	100	mA
I _{SS}	ground current	per ground pin	-	100	mA
I _{latch}	I/O latch-up current	-(0.5V _{DD}) < V _I < (1.5V _{DD}); T _i < 125 °C	-	100	mA
T _{stg}	storage temperature	non-operating [6]	-65	+150	°C
T _{j(max)}	maximum junction temperature		-	150	°C
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V _{ESD}	electrostatic discharge voltage	human body [7] model; all pins	-	+6500	V

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

c) The limiting values are stress ratings only. Operating the part at these values is not recommended, and proper operation is not guaranteed. The conditions for functional operation are specified in <u>Table 16</u>.

[2] Maximum/minimum voltage above the maximum operating voltage (see <u>Table 16</u>) and below ground that can be applied for a short time (< 10 ms) to a device without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device.

[3] Including voltage on outputs in 3-state mode.

[4] V_{DD} present or not present. Compliant with the I²C-bus standard. 5.5 V can be applied to this pin when V_{DD} is powered down.

[5] See <u>Table 18</u> for maximum operating voltage.

- [6] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined based on required shelf lifetime. Please refer to the JEDEC spec (J-STD-033B.1) for further details.
- [7] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

32-bit ARM Cortex-M0 microcontroller

Table 16. Static characteristics (LPC1100, LPC1100L series) ... continued

 $T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
I _{OZ}	OFF-state output current	$V_O = 0 V; V_O = V_{DD};$ on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [12][13] a digital function [14]	0	-	5.0	V
Vo	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage		0.4	-	-	V
V _{OH}	HIGH-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OH} = -20 \ mA \end{array} \label{eq:VDD}$	$V_{DD}-0.4$	-	-	V
		$\begin{array}{l} 1.8 \ V \leq V_{DD} < 2.5 \ V; \\ I_{OH} = -12 \ mA \end{array} \label{eq:VDD}$	$V_{DD} - 0.4$	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \ V \leq V_{DD} \leq 3.6 \ V; \\ I_{OL} = 4 \ mA \end{array} \label{eq:VDD}$	-	-	0.4	V
		$\begin{array}{l} 1.8 \ V \leq V_{DD} < 2.5 \ V; \\ I_{OL} = 3 \ mA \end{array} \label{eq:VDD}$	-	-	0.4	V
••••	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 V;$ 2.5 V $\leq V_{DD} \leq 3.6 V$	20	-	-	mA
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}$	12	-	-	mA
I _{OL} LOW-leve current	LOW-level output current	$V_{OL} = 0.4 \text{ V}$ $2.5 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	4	-	-	mA
		$1.8 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ [15]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 V$ $2.0 V \le V_{DD} \le 3.6 V$	-15	-50	-85	μΑ
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.0 V	-10	-50	-85	μA
		V _{DD} < V _I < 5 V	0	0	0	μA
I ² C-bus pins	s (PIO0_4 and PIO0_5)	L	1			
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.05V _{DD}	-	V
I _{OL}	LOW-level output current	$\label{eq:Volume} \begin{array}{l} V_{OL} = 0.4 \ \text{V; } l^2 C\text{-bus pins} \\ \text{configured as standard} \\ \text{mode pins} \\ 2.5 \ \text{V} \leq V_{DD} \leq 3.6 \ \text{V} \end{array}$	3.5	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	

32-bit ARM Cortex-M0 microcontroller

10.2 LPC1100XL series

Table 17. Static characteristics (LPC1100XL series)

 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
V _{DD}	supply voltage (core and external rail)			1.8	3.3	3.6	V
LPC1100XL s	series (LPC111x/103/203/30	3/323/333) power consum	ption in	low-curre	nt mode ^[2]		
I _{DD}	supply current	Active mode; code					
		while(1){}					
		executed from flash					
		system clock = 3 MHz	[3][4][5]	-	600	-	μA
		V _{DD} = 3.3 V	[6][7]				
		system clock = 6 MHz	[3][4][5]	-	850	-	μA
		V _{DD} = 3.3 V	[6][7]				
		system clock = 12 MHz	[3][4][6]	-	1.4	-	mA
		V _{DD} = 3.3 V	[7][8]				
		system clock = 50 MHz	[3][4][6]	-	5.8	-	mA
		V _{DD} = 3.3 V	[7][9]				
		Sleep mode;	[3][4][6]	-	700	-	μA
		system clock = 12 MHz	[7][8]				
		V _{DD} = 3.3 V					
		system clock = 50 MHz	[3][4][6]	-	2.2	-	mA
		V _{DD} = 3.3 V	[7][8]				
		Deep-sleep mode;	[3][4]	-	1.8	15	μA
		V _{DD} = 3.3 V; 25 °C	[10]				
		Deep-sleep mode;	[4][10] [11]	-	-	50	μA
		V _{DD} = 3.3 V; 105 °C	[11]				
		Deep power-down mode; V _{DD} = 3.3 V; 25 °C	<u>[3][12]</u>	-	220	1000	nA
		Deep power-down mode;	[11][12]	_		3	μA
		$V_{DD} = 3.3 \text{ V}; 105 \text{ °C}$	<u></u>		_	5	μΛ
Standard por	rt pins, RESET						I
IIL	LOW-level input current	$V_{I} = 0 V$; on-chip pull-up		-	0.5	10	nA
-		resistor disabled					
I _{IH}	HIGH-level input	$V_I = V_{DD}$; on-chip		-	0.5	10	nA
	current	pull-down resistor disabled					
1		$V_{O} = 0 V; V_{O} = V_{DD};$			0.5	10	nA
l _{oz}	OFF-state output current	$v_0 = 0 v, v_0 = v_{DD},$ on-chip pull-up/down		-	0.5	10	IA
		resistors disabled					
VI	input voltage	pin configured to provide	[13][14]	0	-	5.0	V
		a digital function	[15]				
\/_				0			V
Vo	output voltage	output active		0	-	V _{DD}	
V _{IH}	HIGH-level input voltage			0.7V _{DD}	-	-	V

LPC111X


© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller


10.5 Power consumption LPC1100 series (LPC111x/101/201/301)


Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC111x user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



32-bit ARM Cortex-M0 microcontroller







LPC111X


74 of 127

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller





Product data sheet

32-bit ARM Cortex-M0 microcontroller





Fig 55. Package outline SOT360-1 (TSSOP20)

32-bit ARM Cortex-M0 microcontroller



HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm


Fig 58. Package outline (HVQFN33 5x5)

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

17. Revision history

Table 34. Revision h	-	Data alteration for	Charrier	Sumana da -				
Document ID	Release date	Data sheet status	Change notice	-				
LPC111X v.9.2	20140326	Product data sheet	-	LPC111X v.9.1				
Modifications:	must be pu as a GPIO	lled HIGH externally. Th pin if an external RESE	ne RESET pin can t T function is not ne	deep power-down mode, this pin be left unconnected or be used eded. See <u>Section 6.2</u> . ins updated for clarity in				
	Section 6.2	v .						
	Parts adde LPC1113JH LPC1114JE	d: LPC1114JHI33/303, I IN33/203, LPC1114JHN	LPC1111JHN33/103 133/303, LPC1114J 148/323, LPC1113JE	3, LPC1112JHN33/203, BD48/333, LPC1112FHI33/102, BD48/303, LPC1113JHN33/303,				
LPC111X v.9.1	20131213	Product data sheet	-	LPC111X v.9				
Modifications:	 Table 17 "S 	Static characteristics (LP	C1100XL series)":	-				
	105 °C.			ver-down modes @ 25 °C and				
	LPC111	fable note 11 "105 °C sµ 4JHN33, LPC1115JBD₄	48, and LPC1115JE	T48 parts."				
	-		-	pin are pulled HIGH externally."				
		Static characteristics (LP		,				
	 Updated 	d Table note 9 "WAKEU	P pin and RESET p	in are pulled HIGH externally."				
LPC111X v.9	20131029	Product data sheet	-	LPC111X v.8.2				
Modifications:		C1112JHI33/203, LPC11 ET48/303 parts.	14JHN33/333, LPC	1115JBD48/303, and				
	48 "SPI sla	ve timing in SPI mode";	spec not character					
	Table 22 "F LPC1100X	ower-up characteristics	[1]": Added table no	ote "Does not apply to				
LPC111X v.8.2	20130805	Product data sheet	-	LPC111X v.8.1				
Modifications:	 Added LPC 	C1115FET48/303.						
LPC111X v.8.1	20130524	Product data sheet	-	LPC111X v.8				
Modifications:	 Table 4 thru 	u Table 11: Added "5 V t	olerant pad" to RES	SET/PIO0_0 table note.				
	 Added Sec 	tion 9 "Thermal charact	eristics".					
	 SRAM size 	corrected for part LPC	1112FHN24/202 (4	kB). See Table 2.				
LPC111X v.8	20130220	Product data sheet	-	LPC111X v.7.5				
Modifications:		Static characteristics" ad	ded Pin capacitanc					
	 Default pin 	 Table 16 "Static characteristics" added Pin capacitance section. Default pin state corrected for pins PIO0_4 and PIO0_5 (I; IA) in Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)". 						
	 Table 12 "L 	imiting values" expande	ed for clarity.					
	 Table 19 " I added. 	Power consumption at v	very low frequencies	s using the watchdog oscillator"				
	 Added Sec 	tion 12.2 "Use of ADC i	nput trigger signals'					
		tion 12.8 "ADC effective						
LPC111X v.7.5	20121002	Product data sheet	-	LPC111X v.7.4				

Table 34. Revision history