



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-DIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114fn28-102-12

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M0 microcontroller

Type number	Package					
	Name	Name Description V				
LPC1112FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a			
LPC1112FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1112FHN24/202	HVQFN24	HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm	SOT616-3			
LPC1112FHI33/102	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a			
LPC1112FHI33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a			
LPC1112FHI33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a			
LPC1112JHI33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $5 \times 5 \times 0.85$ mm	n/a			
LPC1112FHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1112JHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1112JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1112FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a			
LPC1113FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a			
LPC1113FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a			
LPC1113FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1113JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a			
LPC1113FHN33/301	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1113FHN33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1113FHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1113JHN33/303	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1114FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1114FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1114FHN33/301	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a			
LPC1114FHN33/302	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a			

Table 1. Ordering information ...continued

32-bit ARM Cortex-M0 microcontroller

			(yy oonanaoa		
Symbol	HVQFN pin	Start logic input	Туре	Reset state [1]	Description		
PIO0_5/SDA	9 <u>[4]</u>	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).		
			I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_6/SCK0	10 <u>[3]</u>	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.		
			I/O	-	SCK0 — Serial clock for SPI0.		
PIO0_7/CTS	11 <u>[3]</u>	yes	I/O	I; PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).		
			I	-	CTS — Clear To Send input for UART.		
PIO0_8/MISO0/	12 <u>[3]</u>	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.		
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.		
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.		
PIO0_9/MOSI0/	13 <u>[3]</u>	yes	yes I/O I; PU PIO0_9 — General purpose of		PIO0_9 — General purpose digital input/output pin.		
CT16B0_MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.		
			0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.		
SWCLK/PIO0_10/ SCK0/ CT16B0_MAT2	14 <u>[3]</u>	yes	I	I; PU	SWCLK — Serial wire clock.		
			I/O	-	PIO0_10 — General purpose digital input/output pin.		
			I/O	-	SCK0 — Serial clock for SPI0.		
			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.		
R/PIO0_11/ AD0/CT32B0_MAT3	15 ^[5]	yes	1	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO0_11 — General purpose digital input/output pin.		
			I	-	AD0 — A/D converter, input 0.		
			0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.		
R/PIO1_0/ AD1/CT32B1_CAP0	16 <u>^[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_0 — General purpose digital input/output pin.		
			I	-	AD1 — A/D converter, input 1.		
			I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.		
R/PIO1_1/ AD2/CT32B1_MAT0	17 <u>[5]</u>	no	0	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_1 — General purpose digital input/output pin.		
			I	-	AD2 — A/D converter, input 2.		
			0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.		
R/PIO1_2/ AD3/CT32B1_MAT1	18 <u>^[5]</u>	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.		
			I/O	-	PIO1_2 — General purpose digital input/output pin.		
			I	-	AD3 — A/D converter, input 3.		
			0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.		

Table 6. LPC1100L series: LPC1112 (HVQFN24 package) ... continued

32-bit ARM Cortex-M0 microcontroller

Symbol	HVQFN pin	Start logic input	Туре	Reset state [1]	Description
SWDIO/PIO1_3/	19 <u>^[5]</u>	no	I/O	I; PU	SWDIO — Serial wire debug input/output.
AD4/CT32B1_MAT2			I/O	-	PIO1_3 — General purpose digital input/output pin.
			I	-	AD4 — A/D converter, input 4.
			0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/ WAKEUP	20 <u>[5]</u>	no	I/O	I; PU	PIO1_4 — General purpose digital input/output pin with 10 ns glitch filter. In Deep power-down mode, this pin serves as the Deep power-down mode wake-up pin with 20 ns glitch filter. Pull this pin HIGH externally before entering Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
			I	-	AD5 — A/D converter, input 5.
			0	-	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
PIO1_6/RXD/	23 <u>[3]</u>	no	I/O	I; PU	PIO1_6 — General purpose digital input/output pin.
CT32B0_MAT0			I	-	RXD — Receiver input for UART.
			0	-	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/	24 <u>[3]</u>	no	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_8/	6 <u>[3]</u>	no	I/O	I; PU	PIO1_8 — General purpose digital input/output pin.
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
XTALIN	4 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
V _{DD}	5; 22	-	I	-	1.8 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
V _{SS}	3; 21	-	I	-	Ground.

Table 6. LPC1100L series: LPC1112 (HVQFN24 package) ... continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 52</u> for the reset pad configuration.

[3] Pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.

[5] Pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled (see Figure 51).

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin TSSOP28/ DIP28		Start logic input	Туре	Reset state [1]	Description		
PIO0_0 to PIO0_11				I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.		
RESET/PIO0_0	23	[2]	yes	1	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. In deep power- <u>down mode</u> , this pin must be pulled HIGH		
						externally. The RESET <u>pin can be left unconnected or be used as a</u> GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.		
				I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.		
PIO0_1/CLKOUT/ CT32B0_MAT2	24	[3]	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.		
				0	-	CLKOUT — Clockout pin.		
				0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.		
PIO0_2/SSEL0/	25	[3]	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.		
CT16B0_CAP0				I/O	-	SSEL0 — Slave Select for SPI0.		
				I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.		
PIO0_3	26	[3]	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.		
PIO0_4/SCL	27	[4]	yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).		
				I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_5/SDA	5	[4]	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).		
				I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_6/SCK0	6	[3]	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.		
				I/O	-	SCK0 — Serial clock for SPI0.		
PIO0_7/CTS	28	<u>[3]</u>	yes	I/O	I; PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).		
				I	-	CTS — Clear To Send input for UART.		
PIO0_8/MISO0/	1	[3]	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.		
CITOBU_MATU				I/O	-	MISO0 — Master In Slave Out for SPI0.		
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.		
PIO0_9/MOSI0/	2	[3]	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.		
CITOBU_MAI1				I/O	-	MOSI0 — Master Out Slave In for SPI0.		
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.		

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages)

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description
PIO0_0 to PIO0_11			I/O		Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	3[2]	yes	1	I; PU	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
					In deep power- <u>down mode</u> , this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
			I/O	-	PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/ CT32B0_MAT2	4 <u>[3]</u>	yes	I/O	I; PU	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			0	-	CLKOUT — Clockout pin.
			0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	10 <u>[3]</u>	yes	I/O	I; PU	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0			I/O	-	SSEL0 — Slave Select for SPI0.
			I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	14 <u>[3]</u>	yes	I/O	I; PU	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	15 <u>^[4]</u>	; <u>[4]</u> yes	I/O	I; IA	PIO0_4 — General purpose digital input/output pin (open-drain).
			I/O	-	SCL — I ² C-bus, open-drain clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	16 <u>^[4]</u>	yes	I/O	I; IA	PIO0_5 — General purpose digital input/output pin (open-drain).
			I/O	-	SDA — I ² C-bus, open-drain data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	22 <u>[3]</u>	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.
			I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	23 <u>[3]</u>	yes	I/O	I; PU	PIO0_7 — General purpose digital input/output pin (high-current output driver).
			I	-	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	27 <u>[3]</u>	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	28 <u>[3]</u>	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.
			0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package)

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description		
PIO1_7/TXD/	32 <u>[3]</u>	no	I/O	I;PU	PIO1_7 — General purpose digital input/output pin.		
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.		
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.		
PIO1_8/	7 <u>[3]</u>	no	I/O	I;PU	PIO1_8 — General purpose digital input/output pin.		
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.		
PIO1_9/	12 <u>[3]</u>	no	I/O	I;PU	PIO1_9 — General purpose digital input/output pin.		
CT16B1_MAT0			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.		
PIO1_10/AD6/	20 <u>^[5]</u>	no	I/O	I;PU	PIO1_10 — General purpose digital input/output pin.		
CT16B1_MAT1			I	-	AD6 — A/D converter, input 6.		
			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.		
PIO1_11/AD7	27 <u>[5]</u>	no	I/O	I;PU	PIO1_11 — General purpose digital input/output pin.		
			I	-	AD7 — A/D converter, input 7.		
PIO2_0					Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.		
PIO2_0/DTR	1 <u>[3]</u>	no	I/O	I;PU	PIO2_0 — General purpose digital input/output pin.		
			0	-	DTR — Data Terminal Ready output for UART.		
PIO3_0 to PIO3_5					Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.		
PIO3_2	28 <u>[3]</u>	no	I/O	I;PU	PIO3_2 — General purpose digital input/output pin.		
PIO3_4	13 <u>[3]</u>	no	I/O	I;PU	PIO3_4 — General purpose digital input/output pin.		
PIO3_5	14 <u>[3]</u>	no	I/O	I;PU	PIO3_5 — General purpose digital input/output pin.		
V _{DD}	6; 29	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.		
XTALIN	4 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.		
XTALOUT	5 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.		
V _{SS}	33	-	-	-	Thermal pad. Connect to ground.		

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for LPC111x/101/201/301, pins pulled up to full V_{DD} level on LPC111x/002/102/202/302 (V_{DD} = 3.3 V)); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 52</u> for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see Figure 51).

32-bit ARM Cortex-M0 microcontroller

Symbol	LQFP48	TFBGA48	Start logic input	Туре	Reset state [1]	Description
PIO3_2/DCD/	43 <u>[3]</u>	A4 <u>[3]</u>	no	I/O	I; PU	PIO3_2 — General purpose digital input/output pin.
CT16B0_MAT2/				1	-	DCD — Data Carrier Detect input for UART.
001(1				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
				I/O	-	SCK1 — Serial clock for SPI1.
PIO3_3/RI/	48 <u>[3]</u>	A2[3]	no	I/O	I; PU	PIO3_3 — General purpose digital input/output pin.
CT16B0_CAP0				1	-	RI — Ring Indicator input for UART.
				1	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO3_4/	18 <u>^[3]</u>	H4 <u>[3]</u>	no	I/O	I; PU	PIO3_4 — General purpose digital input/output pin.
CT16B0_CAP1/RXD				1	-	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.
				1	-	RXD — Receiver input for UART
PIO3_5/	21 <u>3</u>	G6 <u>[3]</u>	no	I/O	I; PU	PIO3_5 — General purpose digital input/output pin.
CT16B1_CAP1/TXD	(D			1	-	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.
				0	-	TXD — Transmitter output for UART
V _{DD}	8; 44	E2; B4	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	6 <u>[6]</u>	D1 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7 <u>[6]</u>	E1 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.
V _{SS}	5; 41	D2; B5	-	I	-	Ground.

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ... continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V_{DD} level (V_{DD} = 3.3 V)); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 52</u> for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

LPC111X

40 of 127

32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description		
PIO1_7/TXD/	32 <u>[3]</u>	no	I/O	I;PU	PIO1_7 — General purpose digital input/output pin.		
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.		
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.		
PIO1_8/	7 <u>[3]</u>	no	I/O	I;PU	PIO1_8 — General purpose digital input/output pin.		
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.		
PIO1_9/	12 <u>[3]</u>	no	I/O	I;PU	PIO1_9 — General purpose digital input/output pin.		
CT16B1_MAT0/			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.		
MOSIT			I/O	-	MOSI1 — Master Out Slave In for SPI1		
PIO1_10/AD6/	20 <u>[5]</u>	no	I/O	I;PU	PIO1_10 — General purpose digital input/output pin.		
CT16B1_MAT1/			I	-	AD6 — A/D converter, input 6.		
MISOT			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.		
			I/O	-	MISO1 — Master In Slave Out for SPI1		
PIO1_11/AD7/ 27		no	I/O	I;PU	PIO1_11 — General purpose digital input/output pin.		
CT32B1_CAP1			I	-	AD7 — A/D converter, input 7.		
			I	-	CT32B1_CAP1 — Capture input 1 for 32-bit timer 1.		
PIO2_0					Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.		
PIO2_0/DTR/SSEL1	1 <u>[3]</u>	no	I/O	I;PU	PIO2_0 — General purpose digital input/output pin.		
			0	-	DTR — Data Terminal Ready output for UART.		
			I/O	-	SSEL1 — Slave Select for SPI1.		
PIO3_0 to PIO3_5		Port 3 — Port 3 is a 12-bit I/O function controls for each bit. T the function selected through th PIO3 0. PIO3 1. PIO3 3 and			Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.		
PIO3_2/	28 <u>[3]</u>	no	I/O	I;PU	PIO3_2 — General purpose digital input/output pin.		
CT16B0_MAT2/			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.		
SONT			I/O	-	SCK1 — Serial clock for SPI1.		
PIO3_4/	13 <u>[3]</u>	no	I/O	I;PU	PIO3_4 — General purpose digital input/output pin.		
CT16B0_CAP1/RXD			I	-	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.		
			I	-	RXD — Receiver input for UART.		
PIO3_5/	14 <u>[3]</u>	no	I/O	I;PU	PIO3_5 — General purpose digital input/output pin.		
CT16B1_CAP1/TXD			I	-	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.		
			0	-	TXD — Transmitter output for UART.		

Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

32-bit ARM Cortex-M0 microcontroller

- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from $(T_{cy(WDCLK)} \times 256 \times 4)$ to $(T_{cy(WDCLK)} \times 2^{24} \times 4)$ in multiples of $T_{cy(WDCLK)} \times 4$.
- The Watchdog Clock (WDCLK) source can be selected from the Internal RC oscillator (IRC), the Watchdog oscillator, or the main clock. This gives a wide range of potential timing choices of Watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring for increased reliability.

7.15 Windowed WatchDog Timer (LPC1100L and LPC1100XL series)

Remark: The windowed watchdog timer is available on the LPC1100L and LPC1100XL series only.

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

7.15.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from $(T_{cy(WDCLK)} \times 256 \times 4)$ to $(T_{cy(WDCLK)} \times 2^{24} \times 4)$ in multiples of $T_{cy(WDCLK)} \times 4$.
- The Watchdog Clock (WDCLK) source can be selected from the IRC or the dedicated watchdog oscillator (WDO). This gives a wide range of potential timing choices of watchdog operation under different power conditions.

7.16 Clocking and power control

7.16.1 Crystal oscillators

The LPC1110/11/12/13/14/15 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the Watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

32-bit ARM Cortex-M0 microcontroller

Table 16. Static characteristics (LPC1100, LPC1100L series) ... continued

 $T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I _{OZ}	OFF-state output current	$V_O = 0 V$; $V_O = V_{DD}$; on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [12][13] a digital function [14]	0	-	5.0	V
Vo	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage		0.4	-	-	V
V _{OH}	HIGH-level output voltage	$\begin{array}{l} \text{2.5 V} \leq \text{V}_{\text{DD}} \leq \text{3.6 V}; \\ \text{I}_{\text{OH}} = -20 \text{ mA} \end{array}$	$V_{DD}-0.4$	-	-	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V};$ $\text{I}_{\text{OH}} = -12 \text{ mA}$	$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \ \text{V} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}; \\ \text{I}_{\text{OL}} = 4 \ \text{mA} \end{array}$	-	-	0.4	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V};$ $\text{I}_{\text{OL}} = 3 \text{ mA}$	-	-	0.4	V
I _{OH}	HIGH-level output current	$\label{eq:VOH} \begin{array}{l} V_{OH} = V_{DD} - 0.4 \ \text{V}; \\ 2.5 \ \text{V} \leq V_{DD} \leq 3.6 \ \text{V} \end{array}$	20	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	12	-	-	mA
I _{OL}	LOW-level output current	vel output $V_{OL} = 0.4 V$ 2.5 V $\leq V_{DD} \leq 3.6 V$		-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD} $ [15]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 V$ $2.0 V \le V_{DD} \le 3.6 V$	-15	-50	-85	μA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.0 \text{ V}$	-10	-50	-85	μA
		$V_{DD} < V_I < 5 V$	0	0	0	μA
I ² C-bus pins	s (PIO0_4 and PIO0_5)	1				I
V _{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.05V _{DD}	-	V
I _{OL}	LOW-level output current	$V_{OL} = 0.4$ V; l ² C-bus pins configured as standard mode pins	3.5	-	-	mA
		$2.5 V \le V_{DD} \le 3.6 V$				
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	3	-	-	

32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
VIL	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		-	0.4	-	V
V _{OH}	HIGH-level output voltage	$\begin{array}{l} \text{2.5 V} \leq \text{V}_{\text{DD}} \leq \text{3.6 V}; \\ \text{I}_{\text{OH}} = -4 \text{ mA} \end{array}$	V _{DD} - 0.4	-	-	V
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V};$ $\text{I}_{\text{OH}} = -3 \text{ mA}$	V _{DD} - 0.4	-	-	V
V _{OL}	LOW-level output voltage	$\begin{array}{l} 2.5 \ \text{V} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}; \\ \text{I}_{\text{OL}} = 4 \ \text{mA} \end{array}$	-	-	0.4	V
		$\begin{array}{l} 1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}; \\ \text{I}_{\text{OL}} = 3 \text{ mA} \end{array}$	-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 \text{ V};$ 2.5 V $\leq V_{DD} \leq 3.6 \text{ V}$	-4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$	-3	-	-	mA
I _{OL}	LOW-level output current	$V_{OL} = 0.4 V$ 2.5 V $\leq V_{DD} \leq 3.6 V$	4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V	3	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V [1	6] _	-	-45	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD}$ [1]	6] _	-	50	mA
I _{pd}	pull-down current	V _I = 5 V	10	50	150	μA
I _{pu}	pull-up current	$V_I = 0 V;$	-15	-50	-85	μA
		$2.0~V \leq V_{DD} \leq 3.6~V$				
		$1.8~\text{V} \leq \text{V}_{\text{DD}} < 2.0~\text{V}$	-10	-50	-85	μA
		$V_{DD} < V_I < 5 V$	0	0	0	μA
High-drive o	output pin (PIO0_7)					
I _{IL}	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
IIH	HIGH-level input current	V _I = V _{DD} ; on-chip pull-down resistor disabled	-	0.5	10	nA
I _{OZ}	OFF-state output current	V _O = 0 V; V _O = V _{DD} ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
VI	input voltage	pin configured to provide [13][1 a digital function [1	4] 0 5]	-	5.0	V
Vo	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		0.4	-	-	V

Table 17. Static characteristics (LPC1100XL series) ... continued $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.

32-bit ARM Cortex-M0 microcontroller





LPC111X

74 of 127

32-bit ARM Cortex-M0 microcontroller

10.7 Power consumption LPC1100XL series (LPC111x/103/203/303/323/333)

—			
Table 20.	Power consumption at ver	v low frequencies using	the watchdog oscillator
	i ener eeneunphen at ier		, material g coomater

Symbol	Parameter	Conditions ^[1]	Min	Typ <u>[2]</u>	Max	Unit
I _{DD}	supply current	Active mode; code				
		while(1){}				
		executed from flash				
		system clock = 8.8 kHz	-	275	-	μA
		system clock = 257 kHz	-	305	-	μA
		system clock = 515 kHz	-	335	-	μA
		system clock = 784 kHz	-	368	-	μA
		system clock = 1028 kHz	-	396	-	μA
		system clock = 2230 kHz	-	538	-	μA
		Sleep mode;				
		system clock = 8.8 kHz	-	274	-	μA
		system clock = 257 kHz	-	285	-	μA
		system clock = 515 kHz	-	295	-	μA
		system clock = 784 kHz	-	309	-	μA
		system clock = 1028 kHz	-	317	-	μA
		system clock = 2230 kHz	-	368	-	μA

[1] WDT OSC enabled, V_{DD} = 3.3 V, Temp = 25 $^\circ\text{C}.$

Low-current mode PWR_LOW_CURRENT selected when running the set_power routine in the power profiles. I_{DD} measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled, IRC disabled, System Oscillator disabled, System PLL disabled, BOD disabled. All peripherals disabled in the SYSAHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration block.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

32-bit ARM Cortex-M0 microcontroller





All information provided in this document is subject to legal disclaimers

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller







32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	ľ	Min	Typ <u>[1]</u>	Max	Unit
f _{osc(int)}	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 [2] in the WDTOSCCTRL register;	3] _	-	9.4	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF [2]] in the WDTOSCCTRL register	3] _	-	2300	-	kHz

Table 26. Dynamic characteristics: Watchdog oscillator

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

- [2] The typical frequency spread over processing and temperature (T_{amb} = -40 °C to +105 °C) is \pm 40 %.
- [3] See the LPC111x user manual.

11.5 I/O pins

Table 27.	Dynamic characteristic: I/O pins ^[1]
$T_{amb} = -40$	°C to +105 °C; 3.0 V ≤ V_{DD} ≤ 3.6 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tr	rise time	pin configured as output	3.0	-	5.0	ns
t _f	fall time	pin configured as output	2.5	-	5.0	ns

[1] Applies to standard port pins and RESET pin.

32-bit ARM Cortex-M0 microcontroller



32-bit ARM Cortex-M0 microcontroller

12.4 XTAL Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{X1} , C_{X2} , and C_{X3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{X1} and C_{X2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

12.5 Standard I/O pad configuration

Figure 51 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Digital output: Pseudo open-drain mode enable/disabled
- Analog input

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller



12.6 Reset pad configuration



LPC111X

All information provided in this document is subject to legal disclaimers.

32-bit ARM Cortex-M0 microcontroller

13. Package outline



Fig 54. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.

LPC111X

103 of 127