

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details


Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	42
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114jbd48-303ql">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114jbd48-303ql</a>

5. Block diagram



- (1) LQFP48 packages only.
- (2) Not on LPC1112FDH20/102.
- (3) All pins available on LQFP48 and HVQFN33 packages. CT16B1\_MAT1 not available on TSSOP28/DIP28 packages. CT32B1\_MAT3, CT16B1\_CAP0, CT16B1\_MAT[1:0], CT32B0\_CAP0 not available on TSSOP20/SO20 packages. CT16B1\_MAT[1:0], CT32B0\_CAP0 not available on the HVQFN24 package. XTALOUT not available on LPC1112FHN24.
- (4) AD[7:0] available on LQFP48 and HVQFN33 packages. AD[5:0] available on TSSOP28/DIP28 packages. AD[4:0] available on TSSOP20/SO20 packages.
- (5) All pins available on LQFP48 packages. RXD, TXD,  $\overline{\text{DTR}}$ ,  $\overline{\text{CTS}}$ ,  $\overline{\text{RTS}}$  available on HVQFN 33 packages. RXD, TXD,  $\overline{\text{CTS}}$ ,  $\overline{\text{RTS}}$  available on TSSOP28/DIP28 packages. RXD, TXD,  $\overline{\text{CTS}}$  available on HVQFN24 packages. RXD, TXD available on TSSOP20/SO20 packages.

Fig 1. LPC1100/LPC1100L series block diagram



**Fig 3. LPC1100 and LPC1100L series pin configuration LQFP48 package**




Fig 7. LPC1100XL series pin configuration HVQFN33




Fig 8. LPC1100L series pin configuration SO20 package

**Table 5. LPC1100L series: LPC1112 pin description table (TSSOP20 with V<sub>DDA</sub> and V<sub>SSA</sub> pins) ...continued**

Symbol	Pin TSSOP20	Start logic input	Type	Reset state [1]	Description
SWCLK/PIO0_10/ SCK0/ CT16B0_MAT2	3 [3]	yes	I	I; PU	<b>SWCLK</b> — Serial wire clock.
			I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	4 [4]	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO0_11</b> — General purpose digital input/output pin.
			I	-	<b>AD0</b> — A/D converter, input 0.
			O	-	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_7			I/O		<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	7 [4]	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_0</b> — General purpose digital input/output pin.
			I	-	<b>AD1</b> — A/D converter, input 1.
			I	-	<b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	8 [4]	no	O	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_1</b> — General purpose digital input/output pin.
			I	-	<b>AD2</b> — A/D converter, input 2.
			O	-	<b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	9 [4]	no	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	<b>PIO1_2</b> — General purpose digital input/output pin.
			I	-	<b>AD3</b> — A/D converter, input 3.
			O	-	<b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/ AD4/CT32B1_MAT2	10 [4]	no	I/O	I; PU	<b>SWDIO</b> — Serial wire debug input/output.
			I/O	-	<b>PIO1_3</b> — General purpose digital input/output pin.
			I	-	<b>AD4</b> — A/D converter, input 4.
			O	-	<b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.
PIO1_6/RXD/ CT32B0_MAT0	11 [3]	no	I/O	I; PU	<b>PIO1_6</b> — General purpose digital input/output pin.
			I	-	<b>RXD</b> — Receiver input for UART.
			O	-	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	12 [3]	no	I/O	I; PU	<b>PIO1_7</b> — General purpose digital input/output pin.
			O	-	<b>TXD</b> — Transmitter output for UART.
			O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
V <sub>DD</sub>	15	-	I	-	3.3 V supply voltage to the internal regulator and the external rail.


Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ...continued

Symbol	Pin TSSOP28/ DIP28	Start logic input	Type	Reset state [1]	Description
PIO1_5/RTS/ CT32B0_CAP0	14 [3]	no	I/O	I; PU	<b>PIO1_5</b> — General purpose digital input/output pin.
			O	-	<b>RTS</b> — Request To Send output for UART.
			I	-	<b>CT32B0_CAP0</b> — Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/ CT32B0_MAT0	15 [3]	no	I/O	I; PU	<b>PIO1_6</b> — General purpose digital input/output pin.
			I	-	<b>RXD</b> — Receiver input for UART.
			O	-	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	16 [3]	no	I/O	I; PU	<b>PIO1_7</b> — General purpose digital input/output pin.
			O	-	<b>TXD</b> — Transmitter output for UART.
			O	-	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
PIO1_8/ CT16B1_CAP0	17 [3]	no	I/O	I; PU	<b>PIO1_8</b> — General purpose digital input/output pin.
			I	-	<b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.
PIO1_9/ CT16B1_MAT0	18 [3]	no	I/O	I; PU	<b>PIO1_9</b> — General purpose digital input/output pin.
			O	-	<b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.
V <sub>DD</sub>	21	-	-	-	3.3 V supply voltage to the internal regulator and the external rail.
V <sub>DDA</sub>	7	-	-	-	3.3 V supply voltage to the ADC. Also used as the ADC reference voltage.
XTALIN	20 [6]	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	19 [6]	-	O	-	Output from the oscillator amplifier.
V <sub>SS</sub>	22	-	-	-	Ground.
V <sub>SSA</sub>	8	-	-	-	Analog ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V<sub>DD</sub> level); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. **RESET** functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).
- [4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I<sup>2</sup>C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

**Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)**

Symbol	Pin	Start logic input	Type	Reset state [1]	Description
PIO0_0 to PIO0_11					<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	2[2]	yes	I	I;PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.  In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.
			I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.
PIO0_1/CLKOUT/CT32B0_MAT2	3[3]	yes	I/O	I;PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
			O	-	<b>CLKOUT</b> — Clock out pin.
			O	-	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/CT16B0_CAP0	8[3]	yes	I/O	I;PU	<b>PIO0_2</b> — General purpose digital input/output pin.
			I/O	-	<b>SSEL0</b> — Slave select for SPI0.
			I	-	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
PIO0_3	9[3]	yes	I/O	I;PU	<b>PIO0_3</b> — General purpose digital input/output pin.
PIO0_4/SCL	10[4]	yes	I/O	I;IA	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	11[4]	yes	I/O	I;IA	<b>PIO0_5</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	15[3]	yes	I/O	I;PU	<b>PIO0_6</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
PIO0_7/CTS	16[3]	yes	I/O	I;PU	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
			I	-	<b>CTS</b> — Clear To Send input for UART.
PIO0_8/MISO0/CT16B0_MAT0	17[3]	yes	I/O	I;PU	<b>PIO0_8</b> — General purpose digital input/output pin.
			I/O	-	<b>MISO0</b> — Master In Slave Out for SPI0.
			O	-	<b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/CT16B0_MAT1	18[3]	yes	I/O	I;PU	<b>PIO0_9</b> — General purpose digital input/output pin.
			I/O	-	<b>MOSI0</b> — Master Out Slave In for SPI0.
			O	-	<b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.
SWCLK/PIO0_10/SCK0/CT16B0_MAT2	19[3]	yes	I	I;PU	<b>SWCLK</b> — Serial wire clock.
			I/O	-	<b>PIO0_10</b> — General purpose digital input/output pin.
			I/O	-	<b>SCK0</b> — Serial clock for SPI0.
			O	-	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.



- In the LPC1110/11/12/13/14/15, the NVIC supports 32 vectored interrupts including up to 13 inputs to the start logic from individual GPIO pins.
- Four programmable interrupt priority levels with hardware priority level masking.
- Software interrupt generation.

### 7.5.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

### 7.6 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

### 7.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1110/11/12/13/14/15 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

#### 7.7.1 Features

- Bit level port registers allow a single instruction to set or clear any number of bits in one write operation.
- Direction control of individual bits.
- All I/O default to inputs with pull-ups enabled after reset with the exception of the I<sup>2</sup>C-bus pins PIO0\_4 and PIO0\_5.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin (except for pins PIO0\_4 and PIO0\_5).
- On the LPC1100, all GPIO pins (except PIO0\_4 and PIO0\_5) are pulled up to 2.6 V ( $V_{DD} = 3.3$  V) if their pull-up resistor is enabled in the IOCONFIG block.

## 9. Thermal characteristics

The average chip junction temperature,  $T_j$  (°C), can be calculated using the following equation:

$$T_j = T_{amb} + (P_D \times R_{th(j-a)}) \tag{1}$$

- $T_{amb}$  = ambient temperature (°C),
- $R_{th(j-a)}$  = the package junction-to-ambient thermal resistance (°C/W)
- $P_D$  = sum of internal and I/O power dissipation

The internal power dissipation is the product of  $I_{DD}$  and  $V_{DD}$ . The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

**Table 13. Thermal characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{j(max)}$	maximum junction temperature		-	-	125	°C

**Table 14. LPC111x/x01 Thermal resistance value (°C/W): ±15 %**

HVQFN33		LQFP48	
$\theta_{ja}$		$\theta_{ja}$	
<b>JEDEC (4.5 in × 4 in)</b>		<b>JEDEC (4.5 in × 4 in)</b>	
0 m/s	40.4	0 m/s	82.1
1 m/s	32.7	1 m/s	73.7
2.5 m/s	28.3	2.5 m/s	68.2
<b>Single-layer (4.5 in × 3 in)</b>		<b>8-layer (4.5 in × 3 in)</b>	
0 m/s	84.8	0 m/s	115.2
1 m/s	61.6	1 m/s	94.7
2.5 m/s	53.1	2.5 m/s	86.3
$\theta_{jc}$	20.3	$\theta_{jc}$	29.6
$\theta_{jb}$	1.1	$\theta_{jb}$	34.2

**Table 16. Static characteristics (LPC1100, LPC1100L series) ...continued**  
*T<sub>amb</sub> = -40 °C to +85 °C, unless otherwise specified.*

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
<b>Standard port pins, RESET</b>						
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = V <sub>DD</sub> ; on-chip pull-down resistor disabled	-	0.5	10	nA
I <sub>OZ</sub>	OFF-state output current	V <sub>O</sub> = 0 V; V <sub>O</sub> = V <sub>DD</sub> ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
V <sub>I</sub>	input voltage	pin configured to provide a digital function <sup>[12][13]</sup> <sub>[14]</sub>	0	-	5.0	V
V <sub>O</sub>	output voltage	output active	0	-	V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD</sub>	V
V <sub>hys</sub>	hysteresis voltage		-	0.4	-	V
V <sub>OH</sub>	HIGH-level output voltage	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; I <sub>OH</sub> = -4 mA	V <sub>DD</sub> - 0.4	-	-	V
		1.8 V ≤ V <sub>DD</sub> < 2.5 V; I <sub>OH</sub> = -3 mA	V <sub>DD</sub> - 0.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; I <sub>OL</sub> = 4 mA	-	-	0.4	V
		1.8 V ≤ V <sub>DD</sub> < 2.5 V; I <sub>OL</sub> = 3 mA	-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	V <sub>OH</sub> = V <sub>DD</sub> - 0.4 V; 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	-4	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	-3	-	-	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V; 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	4	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	3	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	V <sub>OH</sub> = 0 V <sup>[15]</sup>	-	-	-45	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	V <sub>OL</sub> = V <sub>DD</sub> <sup>[15]</sup>	-	-	50	mA
I <sub>pd</sub>	pull-down current	V <sub>I</sub> = 5 V	10	50	150	μA
I <sub>pu</sub>	pull-up current	V <sub>I</sub> = 0 V; 2.0 V ≤ V <sub>DD</sub> ≤ 3.6 V	-15	-50	-85	μA
		1.8 V ≤ V <sub>DD</sub> < 2.0 V	-10	-50	-85	μA
		V <sub>DD</sub> < V <sub>I</sub> < 5 V	0	0	0	μA
<b>High-drive output pin (PIO0_7)</b>						
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = V <sub>DD</sub> ; on-chip pull-down resistor disabled	-	0.5	10	nA

**Table 17. Static characteristics (LPC1100XL series) ...continued**  
*T<sub>amb</sub> = -40 °C to +105 °C, unless otherwise specified.*

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; I <sub>OH</sub> = -20 mA	V <sub>DD</sub> - 0.4	-	-	V
		1.8 V ≤ V <sub>DD</sub> < 2.5 V; I <sub>OH</sub> = -12 mA	V <sub>DD</sub> - 0.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; I <sub>OL</sub> = 4 mA	-	-	0.4	V
		1.8 V ≤ V <sub>DD</sub> < 2.5 V; I <sub>OL</sub> = 3 mA	-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	V <sub>OH</sub> = V <sub>DD</sub> - 0.4 V; 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	20	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	12	-	-	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	4	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	3	-	-	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	V <sub>OL</sub> = V <sub>DD</sub> <sup>[16]</sup>	-	-	50	mA
I <sub>pd</sub>	pull-down current	V <sub>I</sub> = 5 V	10	50	150	μA
I <sub>pu</sub>	pull-up current	V <sub>I</sub> = 0 V 2.0 V ≤ V <sub>DD</sub> ≤ 3.6 V	-15	-50	-85	μA
		1.8 V ≤ V <sub>DD</sub> < 2.0 V	-10	-50	-85	μA
		V <sub>DD</sub> < V <sub>I</sub> < 5 V	0	0	0	μA
<b>I<sup>2</sup>C-bus pins (PIO0_4 and PIO0_5)</b>						
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD</sub>	V
V <sub>hys</sub>	hysteresis voltage		-	0.05V <sub>DD</sub>	-	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V; I <sup>2</sup> C-bus pins configured as standard mode pins 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	3.5	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	3	-	-	
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V; I <sup>2</sup> C-bus pins configured as Fast-mode Plus pins 2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	20	-	-	mA
		1.8 V ≤ V <sub>DD</sub> < 2.5 V	16	-	-	
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>DD</sub> <sup>[17]</sup>	-	2	4	μA
		V <sub>I</sub> = 5 V	-	10	22	μA


### 10.4 BOD static characteristics

Table 19. BOD static characteristics<sup>[1]</sup>

$T_{amb} = 25\text{ }^{\circ}\text{C}$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>th</sub>	threshold voltage	interrupt level 1				
		assertion	-	2.22	-	V
		de-assertion	-	2.35	-	V
		interrupt level 2				
		assertion	-	2.52	-	V
		de-assertion	-	2.66	-	V
		interrupt level 3				
		assertion	-	2.80	-	V
		de-assertion	-	2.90	-	V
		reset level 0				
		assertion	-	1.46	-	V
		de-assertion	-	1.63	-	V
		reset level 1				
		assertion	-	2.06	-	V
		de-assertion	-	2.15	-	V
		reset level 2				
		assertion	-	2.35	-	V
		de-assertion	-	2.43	-	V
		reset level 3				
		assertion	-	2.63	-	V
de-assertion	-	2.71	-	V		

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *LPC111x user manual*.






Fig 46. I<sup>2</sup>C-bus pins clock timing

### 11.7 SPI interfaces

Table 29. Dynamic characteristics of SPI pins in SPI mode

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>SPI master (in SPI mode)</b>						
$T_{cy(clk)}$	clock cycle time	full-duplex mode [1]	50	-	-	ns
		when only transmitting [1]	40			ns
$t_{DS}$	data set-up time	in SPI mode [2] $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	15	-	-	ns
		$2.0\text{ V} \leq V_{DD} < 2.4\text{ V}$ [2]	20			ns
		$1.8\text{ V} \leq V_{DD} < 2.0\text{ V}$ [2]	24	-	-	ns
$t_{DH}$	data hold time	in SPI mode [2]	0	-	-	ns
$t_{V(Q)}$	data output valid time	in SPI mode [2]	-	-	10	ns
$t_{h(Q)}$	data output hold time	in SPI mode [2]	0	-	-	ns
<b>SPI slave (in SPI mode)</b>						
$T_{cy(PCLK)}$	PCLK cycle time		20	-	-	ns
$t_{DS}$	data set-up time	in SPI mode [3][4]	0	-	-	ns
$t_{DH}$	data hold time	in SPI mode [3][4]	$3 \times T_{cy(PCLK)} + 4$	-	-	ns
$t_{V(Q)}$	data output valid time	in SPI mode [3][4]	-	-	$3 \times T_{cy(PCLK)} + 11$	ns
$t_{h(Q)}$	data output hold time	in SPI mode [3][4]	-	-	$2 \times T_{cy(PCLK)} + 5$	ns

[1]  $T_{cy(clk)} = (SSPCLKDIV \times (1 + SCR) \times CPDVSUR) / f_{main}$ . The clock cycle time derived from the SPI bit rate  $T_{cy(clk)}$  is a function of the main clock frequency  $f_{main}$ , the SPI peripheral clock divider (SSPCLKDIV), the SPI SCR parameter (specified in the SSP0CR0 register), and the SPI CPDVSUR parameter (specified in the SPI clock prescale register).

[2]  $T_{amb} = -40\text{ °C}$  to  $105\text{ °C}$ .

[3]  $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$ .

[4]  $T_{amb} = 25\text{ °C}$ ; for normal voltage supply range:  $V_{DD} = 3.3\text{ V}$ .

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1




Fig 55. Package outline SOT360-1 (TSSOP20)

HVQFN33: plastic thermal enhanced very thin quad flat package; no leads;  
32 terminals; body 5 x 5 x 0.85 mm




Fig 58. Package outline (HVQFN33 5x5)

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2




Fig 60. Package outline SOT313-2 (LQFP48)




Fig 68. Reflow soldering of the HVQFN33 package (7x7)

20. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	7.16.5.1	Power profiles (LPC1100L and LPC1100XL series only) . . . . .	54
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>1</b>	7.16.5.2	Sleep mode . . . . .	55
<b>3</b>	<b>Applications</b> . . . . .	<b>3</b>	7.16.5.3	Deep-sleep mode . . . . .	55
<b>4</b>	<b>Ordering information</b> . . . . .	<b>3</b>	7.16.5.4	Deep power-down mode . . . . .	55
4.1	Ordering options . . . . .	6	7.17	System control . . . . .	55
<b>5</b>	<b>Block diagram</b> . . . . .	<b>9</b>	7.17.1	Start logic . . . . .	55
<b>6</b>	<b>Pinning information</b> . . . . .	<b>11</b>	7.17.2	Reset . . . . .	56
6.1	Pinning . . . . .	11	7.17.3	Brownout detection . . . . .	56
6.2	Pin description . . . . .	19	7.17.4	Code security (Code Read Protection - CRP) . . . . .	56
<b>7</b>	<b>Functional description</b> . . . . .	<b>45</b>	7.17.5	APB interface . . . . .	57
7.1	ARM Cortex-M0 processor . . . . .	45	7.17.6	AHBLite . . . . .	57
7.2	On-chip flash program memory . . . . .	45	7.17.7	External interrupt inputs . . . . .	57
7.3	On-chip SRAM . . . . .	45	7.18	Emulation and debugging . . . . .	57
7.4	Memory map . . . . .	45	<b>8</b>	<b>Limiting values</b> . . . . .	<b>58</b>
7.5	Nested Vectored Interrupt Controller (NVIC) . . . . .	47	<b>9</b>	<b>Thermal characteristics</b> . . . . .	<b>59</b>
7.5.1	Features . . . . .	47	<b>10</b>	<b>Static characteristics</b> . . . . .	<b>61</b>
7.5.2	Interrupt sources . . . . .	48	10.1	LPC1100, LPC1100L series . . . . .	61
7.6	IOCONFIG block . . . . .	48	10.2	LPC1100XL series . . . . .	65
7.7	Fast general purpose parallel I/O . . . . .	48	10.3	ADC static characteristics . . . . .	69
7.7.1	Features . . . . .	48	10.4	BOD static characteristics . . . . .	71
7.8	UART . . . . .	49	10.5	Power consumption LPC1100 series (LPC111x/101/201/301) . . . . .	72
7.8.1	Features . . . . .	49	10.6	Power consumption LPC1100L series (LPC111x/002/102/202/302) . . . . .	75
7.9	SPI serial I/O controller . . . . .	49	10.7	Power consumption LPC1100XL series (LPC111x/103/203/303/323/333) . . . . .	78
7.9.1	Features . . . . .	49	10.8	CoreMark data . . . . .	82
7.10	I <sup>2</sup> C-bus serial I/O controller . . . . .	50	10.9	Peripheral power consumption . . . . .	84
7.10.1	Features . . . . .	50	10.10	Electrical pin characteristics . . . . .	85
7.11	10-bit ADC . . . . .	50	<b>11</b>	<b>Dynamic characteristics</b> . . . . .	<b>88</b>
7.11.1	Features . . . . .	50	11.1	Power-up ramp conditions . . . . .	88
7.12	General purpose external event counter/timers . . . . .	51	11.2	Flash memory . . . . .	88
7.12.1	Features . . . . .	51	11.3	External clock . . . . .	89
7.13	System tick timer . . . . .	51	11.4	Internal oscillators . . . . .	90
7.14	Watchdog timer (LPC1100 series, LPC111x/101/201/301) . . . . .	51	11.5	I/O pins . . . . .	92
7.14.1	Features . . . . .	51	11.6	I <sup>2</sup> C-bus . . . . .	93
7.15	Windowed WatchDog Timer (LPC1100L and LPC1100XL series) . . . . .	52	11.7	SPI interfaces . . . . .	94
7.15.1	Features . . . . .	52	<b>12</b>	<b>Application information</b> . . . . .	<b>97</b>
7.16	Clocking and power control . . . . .	52	12.1	ADC usage notes . . . . .	97
7.16.1	Crystal oscillators . . . . .	52	12.2	Use of ADC input trigger signals . . . . .	97
7.16.1.1	Internal RC oscillator . . . . .	53	12.3	XTAL input . . . . .	97
7.16.1.2	System oscillator . . . . .	53	12.4	XTAL Printed Circuit Board (PCB) layout guidelines . . . . .	99
7.16.1.3	Watchdog oscillator . . . . .	54	12.5	Standard I/O pad configuration . . . . .	99
7.16.2	System PLL . . . . .	54	12.6	Reset pad configuration . . . . .	100
7.16.3	Clock output . . . . .	54	12.7	ElectroMagnetic Compatibility (EMC) . . . . .	101
7.16.4	Wake-up process . . . . .	54			
7.16.5	Power control . . . . .	54			

continued >>

12.8	ADC effective input impedance . . . . .	102
<b>13</b>	<b>Package outline . . . . .</b>	<b>103</b>
<b>14</b>	<b>Soldering . . . . .</b>	<b>112</b>
<b>15</b>	<b>Abbreviations . . . . .</b>	<b>120</b>
<b>16</b>	<b>References . . . . .</b>	<b>120</b>
<b>17</b>	<b>Revision history . . . . .</b>	<b>121</b>
<b>18</b>	<b>Legal information . . . . .</b>	<b>124</b>
18.1	Data sheet status . . . . .	124
18.2	Definitions . . . . .	124
18.3	Disclaimers . . . . .	124
18.4	Trademarks . . . . .	125
<b>19</b>	<b>Contact information . . . . .</b>	<b>125</b>
<b>20</b>	<b>Contents . . . . .</b>	<b>126</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© NXP Semiconductors N.V. 2014. **All rights reserved.**

For more information, please visit: <http://www.nxp.com>  
For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**Date of release: 26 March 2014**  
**Document identifier: LPC111X**