




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                   |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                            |
| Core Processor             | ARM® Cortex®-M0                                                                                                                                                   |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                |
| Speed                      | 50MHz                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                                 |
| Peripherals                | Brown-out Detect/Reset, POR, WDT                                                                                                                                  |
| Number of I/O              | 28                                                                                                                                                                |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                 |
| RAM Size                   | 8K x 8                                                                                                                                                            |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                                       |
| Data Converters            | A/D 8x10b                                                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                                                     |
| Package / Case             | 32-VQFN Exposed Pad                                                                                                                                               |
| Supplier Device Package    | 32-HVQFN (7x7)                                                                                                                                                    |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114jhn33-303e">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1114jhn33-303e</a> |

**Table 2.** Ordering options ...continued

| Type number      | Series    | Flash | Total SRAM | Power profiles | UART | I <sup>2</sup> C/<br>Fast+ | SPI | ADC channel | GPIO | Package | Temp <sup>[1]</sup> |
|------------------|-----------|-------|------------|----------------|------|----------------------------|-----|-------------|------|---------|---------------------|
| LPC1115JBD48/303 | LPC1100XL | 64 kB | 8 kB       | yes            | 1    | 1                          | 2   | 8           | 42   | LQFP48  | J                   |
| LPC1115FET48/303 | LPC1100XL | 64 kB | 8 kB       | yes            | 1    | 1                          | 2   | 8           | 42   | TFBGA48 | F                   |
| LPC1115JET48/303 | LPC1100XL | 64 kB | 8 kB       | yes            | 1    | 1                          | 2   | 8           | 42   | TFBGA48 | J                   |

[1] F = -40 °C to +85 °C, J = -40 °C to +105 °C.

Table 6. LPC1100L series: LPC1112 (HVQFN24 package) ...continued

| Symbol                                 | HVQFN pin         | Start logic input | Type | Reset state [1] | Description                                                                                                                                                               |
|----------------------------------------|-------------------|-------------------|------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIO0_5/SDA                             | 9 <sup>[4]</sup>  | yes               | I/O  | I; IA           | <b>PIO0_5</b> — General purpose digital input/output pin (open-drain).                                                                                                    |
|                                        |                   |                   | I/O  | -               | <b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register. |
| PIO0_6/SCK0                            | 10 <sup>[3]</sup> | yes               | I/O  | I; PU           | <b>PIO0_6</b> — General purpose digital input/output pin.                                                                                                                 |
|                                        |                   |                   | I/O  | -               | <b>SCK0</b> — Serial clock for SPI0.                                                                                                                                      |
| PIO0_7/CTS                             | 11 <sup>[3]</sup> | yes               | I/O  | I; PU           | <b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).                                                                                    |
|                                        |                   |                   | I    | -               | <b>CTS</b> — Clear To Send input for UART.                                                                                                                                |
| PIO0_8/MISO0/<br>CT16B0_MAT0           | 12 <sup>[3]</sup> | yes               | I/O  | I; PU           | <b>PIO0_8</b> — General purpose digital input/output pin.                                                                                                                 |
|                                        |                   |                   | I/O  | -               | <b>MISO0</b> — Master In Slave Out for SPI0.                                                                                                                              |
|                                        |                   |                   | O    | -               | <b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.                                                                                                                   |
| PIO0_9/MOSI0/<br>CT16B0_MAT1           | 13 <sup>[3]</sup> | yes               | I/O  | I; PU           | <b>PIO0_9</b> — General purpose digital input/output pin.                                                                                                                 |
|                                        |                   |                   | I/O  | -               | <b>MOSI0</b> — Master Out Slave In for SPI0.                                                                                                                              |
|                                        |                   |                   | O    | -               | <b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.                                                                                                                   |
| SWCLK/PIO0_10/<br>SCK0/<br>CT16B0_MAT2 | 14 <sup>[3]</sup> | yes               | I    | I; PU           | <b>SWCLK</b> — Serial wire clock.                                                                                                                                         |
|                                        |                   |                   | I/O  | -               | <b>PIO0_10</b> — General purpose digital input/output pin.                                                                                                                |
|                                        |                   |                   | I/O  | -               | <b>SCK0</b> — Serial clock for SPI0.                                                                                                                                      |
|                                        |                   |                   | O    | -               | <b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.                                                                                                                   |
| R/PIO0_11/<br>AD0/CT32B0_MAT3          | 15 <sup>[5]</sup> | yes               | I    | I; PU           | <b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.                                                                                           |
|                                        |                   |                   | I/O  | -               | <b>PIO0_11</b> — General purpose digital input/output pin.                                                                                                                |
|                                        |                   |                   | I    | -               | <b>AD0</b> — A/D converter, input 0.                                                                                                                                      |
|                                        |                   |                   | O    | -               | <b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.                                                                                                                   |
| R/PIO1_0/<br>AD1/CT32B1_CAP0           | 16 <sup>[5]</sup> | yes               | I    | I; PU           | <b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.                                                                                           |
|                                        |                   |                   | I/O  | -               | <b>PIO1_0</b> — General purpose digital input/output pin.                                                                                                                 |
|                                        |                   |                   | I    | -               | <b>AD1</b> — A/D converter, input 1.                                                                                                                                      |
|                                        |                   |                   | I    | -               | <b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.                                                                                                                  |
| R/PIO1_1/<br>AD2/CT32B1_MAT0           | 17 <sup>[5]</sup> | no                | O    | I; PU           | <b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.                                                                                           |
|                                        |                   |                   | I/O  | -               | <b>PIO1_1</b> — General purpose digital input/output pin.                                                                                                                 |
|                                        |                   |                   | I    | -               | <b>AD2</b> — A/D converter, input 2.                                                                                                                                      |
|                                        |                   |                   | O    | -               | <b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.                                                                                                                   |
| R/PIO1_2/<br>AD3/CT32B1_MAT1           | 18 <sup>[5]</sup> | no                | I    | I; PU           | <b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.                                                                                           |
|                                        |                   |                   | I/O  | -               | <b>PIO1_2</b> — General purpose digital input/output pin.                                                                                                                 |
|                                        |                   |                   | I    | -               | <b>AD3</b> — A/D converter, input 3.                                                                                                                                      |
|                                        |                   |                   | O    | -               | <b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.                                                                                                                   |

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages)

| Symbol                        | Pin TSSOP28/<br>DIP28 | Start<br>logic<br>input | Type | Reset<br>state<br><sup>[1]</sup> | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------------------------------|-----------------------|-------------------------|------|----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIO0_0 to PIO0_11             |                       |                         | I/O  |                                  | <b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.                                                                                                                                                                                                                                                                 |
| RESET/PIO0_0                  | 23 <sup>[2]</sup>     | yes                     | I    | I; PU                            | <b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.<br><br>In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used. |
|                               |                       |                         | I/O  | -                                | <b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.                                                                                                                                                                                                                                                                                                                                                                                           |
| PIO0_1/CLKOUT/<br>CT32B0_MAT2 | 24 <sup>[3]</sup>     | yes                     | I/O  | I; PU                            | <b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.                                                                                                                                                                                                                                                                                                                                               |
|                               |                       |                         | O    | -                                | <b>CLKOUT</b> — Clockout pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                               |                       |                         | O    | -                                | <b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| PIO0_2/SSEL0/<br>CT16B0_CAP0  | 25 <sup>[3]</sup>     | yes                     | I/O  | I; PU                            | <b>PIO0_2</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                               |                       |                         | I/O  | -                                | <b>SSEL0</b> — Slave Select for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                               |                       |                         | I    | -                                | <b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                     |
| PIO0_3                        | 26 <sup>[3]</sup>     | yes                     | I/O  | I; PU                            | <b>PIO0_3</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                    |
| PIO0_4/SCL                    | 27 <sup>[4]</sup>     | yes                     | I/O  | I; IA                            | <b>PIO0_4</b> — General purpose digital input/output pin (open-drain).                                                                                                                                                                                                                                                                                                                                                                                                       |
|                               |                       |                         | I/O  | -                                | <b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.                                                                                                                                                                                                                                                                                                   |
| PIO0_5/SDA                    | 5 <sup>[4]</sup>      | yes                     | I/O  | I; IA                            | <b>PIO0_5</b> — General purpose digital input/output pin (open-drain).                                                                                                                                                                                                                                                                                                                                                                                                       |
|                               |                       |                         | I/O  | -                                | <b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.                                                                                                                                                                                                                                                                                                    |
| PIO0_6/SCK0                   | 6 <sup>[3]</sup>      | yes                     | I/O  | I; PU                            | <b>PIO0_6</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                               |                       |                         | I/O  | -                                | <b>SCK0</b> — Serial clock for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| PIO0_7/CTS                    | 28 <sup>[3]</sup>     | yes                     | I/O  | I; PU                            | <b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).                                                                                                                                                                                                                                                                                                                                                                                       |
|                               |                       |                         | I    | -                                | <b>CTS</b> — Clear To Send input for UART.                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| PIO0_8/MISO0/<br>CT16B0_MAT0  | 1 <sup>[3]</sup>      | yes                     | I/O  | I; PU                            | <b>PIO0_8</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                               |                       |                         | I/O  | -                                | <b>MISO0</b> — Master In Slave Out for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                               |                       |                         | O    | -                                | <b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| PIO0_9/MOSI0/<br>CT16B0_MAT1  | 2 <sup>[3]</sup>      | yes                     | I/O  | I; PU                            | <b>PIO0_9</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                               |                       |                         | I/O  | -                                | <b>MOSI0</b> — Master Out Slave In for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                               |                       |                         | O    | -                                | <b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                      |

Table 7. LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) ...continued

| Symbol                     | Pin TSSOP28/<br>DIP28 | Start<br>logic<br>input | Type | Reset<br>state<br>[1] | Description                                                                                                 |
|----------------------------|-----------------------|-------------------------|------|-----------------------|-------------------------------------------------------------------------------------------------------------|
| PIO1_5/RTS/<br>CT32B0_CAP0 | 14 [3]                | no                      | I/O  | I; PU                 | <b>PIO1_5</b> — General purpose digital input/output pin.                                                   |
|                            |                       |                         | O    | -                     | <b>RTS</b> — Request To Send output for UART.                                                               |
|                            |                       |                         | I    | -                     | <b>CT32B0_CAP0</b> — Capture input 0 for 32-bit timer 0.                                                    |
| PIO1_6/RXD/<br>CT32B0_MAT0 | 15 [3]                | no                      | I/O  | I; PU                 | <b>PIO1_6</b> — General purpose digital input/output pin.                                                   |
|                            |                       |                         | I    | -                     | <b>RXD</b> — Receiver input for UART.                                                                       |
|                            |                       |                         | O    | -                     | <b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.                                                     |
| PIO1_7/TXD/<br>CT32B0_MAT1 | 16 [3]                | no                      | I/O  | I; PU                 | <b>PIO1_7</b> — General purpose digital input/output pin.                                                   |
|                            |                       |                         | O    | -                     | <b>TXD</b> — Transmitter output for UART.                                                                   |
|                            |                       |                         | O    | -                     | <b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.                                                     |
| PIO1_8/<br>CT16B1_CAP0     | 17 [3]                | no                      | I/O  | I; PU                 | <b>PIO1_8</b> — General purpose digital input/output pin.                                                   |
|                            |                       |                         | I    | -                     | <b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.                                                    |
| PIO1_9/<br>CT16B1_MAT0     | 18 [3]                | no                      | I/O  | I; PU                 | <b>PIO1_9</b> — General purpose digital input/output pin.                                                   |
|                            |                       |                         | O    | -                     | <b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.                                                     |
| V <sub>DD</sub>            | 21                    | -                       |      | -                     | 3.3 V supply voltage to the internal regulator and the external rail.                                       |
| V <sub>DDA</sub>           | 7                     | -                       | -    | -                     | 3.3 V supply voltage to the ADC. Also used as the ADC reference voltage.                                    |
| XTALIN                     | 20 [6]                | -                       | I    | -                     | Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V. |
| XTALOUT                    | 19 [6]                | -                       | O    | -                     | Output from the oscillator amplifier.                                                                       |
| V <sub>SS</sub>            | 22                    | -                       |      | -                     | Ground.                                                                                                     |
| V <sub>SSA</sub>           | 8                     | -                       | -    | -                     | Analog ground.                                                                                              |

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V<sub>DD</sub> level); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. **RESET** functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See [Figure 52](#) for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see [Figure 51](#)).
- [4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I<sup>2</sup>C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see [Figure 51](#)).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 8. LPC1100 and LPC1100L series: LPC1113/14 pin description table (LQFP48 package) ...continued

| Symbol                      | Pin               | Start logic input | Type | Reset state [1] | Description                                                                                                                                                                                                  |
|-----------------------------|-------------------|-------------------|------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIO1_6/RXD/<br>CT32B0_MAT0  | 46 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO1_6</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                             |                   |                   | I    | -               | <b>RXD</b> — Receiver input for UART.                                                                                                                                                                        |
|                             |                   |                   | O    | -               | <b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.                                                                                                                                                      |
| PIO1_7/TXD/<br>CT32B0_MAT1  | 47 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO1_7</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                             |                   |                   | O    | -               | <b>TXD</b> — Transmitter output for UART.                                                                                                                                                                    |
|                             |                   |                   | O    | -               | <b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.                                                                                                                                                      |
| PIO1_8/<br>CT16B1_CAP0      | 9 <sup>[3]</sup>  | no                | I/O  | I; PU           | <b>PIO1_8</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                             |                   |                   | I    | -               | <b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.                                                                                                                                                     |
| PIO1_9/<br>CT16B1_MAT0      | 17 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO1_9</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                             |                   |                   | O    | -               | <b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.                                                                                                                                                      |
| PIO1_10/AD6/<br>CT16B1_MAT1 | 30 <sup>[5]</sup> | no                | I/O  | I; PU           | <b>PIO1_10</b> — General purpose digital input/output pin.                                                                                                                                                   |
|                             |                   |                   | I    | -               | <b>AD6</b> — A/D converter, input 6.                                                                                                                                                                         |
|                             |                   |                   | O    | -               | <b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.                                                                                                                                                      |
| PIO1_11/AD7                 | 42 <sup>[5]</sup> | no                | I/O  | I; PU           | <b>PIO1_11</b> — General purpose digital input/output pin.                                                                                                                                                   |
|                             |                   |                   | I    | -               | <b>AD7</b> — A/D converter, input 7.                                                                                                                                                                         |
| PIO2_0 to PIO2_11           |                   |                   | I/O  |                 | <b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. |
| PIO2_0/DTR/SSEL1            | 2 <sup>[3]</sup>  | no                | I/O  | I; PU           | <b>PIO2_0</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                             |                   |                   | O    | -               | <b>DTR</b> — Data Terminal Ready output for UART.                                                                                                                                                            |
|                             |                   |                   | I/O  | -               | <b>SSEL1</b> — Slave Select for SPI1.                                                                                                                                                                        |
| PIO2_1/DSR/SCK1             | 13 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_1</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                             |                   |                   | I    | -               | <b>DSR</b> — Data Set Ready input for UART.                                                                                                                                                                  |
|                             |                   |                   | I/O  | -               | <b>SCK1</b> — Serial clock for SPI1.                                                                                                                                                                         |
| PIO2_2/DCD/MISO1            | 26 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_2</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                             |                   |                   | I    | -               | <b>DCD</b> — Data Carrier Detect input for UART.                                                                                                                                                             |
|                             |                   |                   | I/O  | -               | <b>MISO1</b> — Master In Slave Out for SPI1.                                                                                                                                                                 |
| PIO2_3/RI/MOSI1             | 38 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_3</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                             |                   |                   | I    | -               | <b>RI</b> — Ring Indicator input for UART.                                                                                                                                                                   |
|                             |                   |                   | I/O  | -               | <b>MOSI1</b> — Master Out Slave In for SPI1.                                                                                                                                                                 |
| PIO2_4                      | 19 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_4</b> — General purpose digital input/output pin.                                                                                                                                                    |
| PIO2_5                      | 20 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_5</b> — General purpose digital input/output pin.                                                                                                                                                    |
| PIO2_6                      | 1 <sup>[3]</sup>  | no                | I/O  | I; PU           | <b>PIO2_6</b> — General purpose digital input/output pin.                                                                                                                                                    |
| PIO2_7                      | 11 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_7</b> — General purpose digital input/output pin.                                                                                                                                                    |
| PIO2_8                      | 12 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_8</b> — General purpose digital input/output pin.                                                                                                                                                    |
| PIO2_9                      | 24 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_9</b> — General purpose digital input/output pin.                                                                                                                                                    |
| PIO2_10                     | 25 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_10</b> — General purpose digital input/output pin.                                                                                                                                                   |
| PIO2_11/SCK0                | 31 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO2_11</b> — General purpose digital input/output pin.                                                                                                                                                   |
|                             |                   |                   | I/O  | -               | <b>SCK0</b> — Serial clock for SPI0.                                                                                                                                                                         |

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package)

| Symbol                                 | Pin   | Start logic input | Type | Reset state [1] | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|----------------------------------------|-------|-------------------|------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIO0_0 to PIO0_11                      |       |                   |      |                 | <b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.                                                                                                                                                                                                                                                                |
| RESET/PIO0_0                           | 2[2]  | yes               | I    | I;PU            | <b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.<br><br>In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used. |
|                                        |       |                   | I/O  | -               | <b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.                                                                                                                                                                                                                                                                                                                                                                                          |
| PIO0_1/CLKOUT/<br>CT32B0_MAT2          | 3[3]  | yes               | I/O  | I;PU            | <b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.                                                                                                                                                                                                                                                                                                                                              |
|                                        |       |                   | O    | -               | <b>CLKOUT</b> — Clock out pin.                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|                                        |       |                   | O    | -               | <b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                     |
| PIO0_2/SSEL0/<br>CT16B0_CAP0           | 8[3]  | yes               | I/O  | I;PU            | <b>PIO0_2</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                   |
|                                        |       |                   | I/O  | -               | <b>SSEL0</b> — Slave select for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|                                        |       |                   | I    | -               | <b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                    |
| PIO0_3                                 | 9[3]  | yes               | I/O  | I;PU            | <b>PIO0_3</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                   |
| PIO0_4/SCL                             | 10[4] | yes               | I/O  | I;IA            | <b>PIO0_4</b> — General purpose digital input/output pin (open-drain).                                                                                                                                                                                                                                                                                                                                                                                                      |
|                                        |       |                   | I/O  | -               | <b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.                                                                                                                                                                                                                                                                                                  |
| PIO0_5/SDA                             | 11[4] | yes               | I/O  | I;IA            | <b>PIO0_5</b> — General purpose digital input/output pin (open-drain).                                                                                                                                                                                                                                                                                                                                                                                                      |
|                                        |       |                   | I/O  | -               | <b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.                                                                                                                                                                                                                                                                                                   |
| PIO0_6/SCK0                            | 15[3] | yes               | I/O  | I;PU            | <b>PIO0_6</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                   |
|                                        |       |                   | I/O  | -               | <b>SCK0</b> — Serial clock for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| PIO0_7/CTS                             | 16[3] | yes               | I/O  | I;PU            | <b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).                                                                                                                                                                                                                                                                                                                                                                                      |
|                                        |       |                   | I    | -               | <b>CTS</b> — Clear To Send input for UART.                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| PIO0_8/MISO0/<br>CT16B0_MAT0           | 17[3] | yes               | I/O  | I;PU            | <b>PIO0_8</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                   |
|                                        |       |                   | I/O  | -               | <b>MISO0</b> — Master In Slave Out for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                                        |       |                   | O    | -               | <b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                     |
| PIO0_9/MOSI0/<br>CT16B0_MAT1           | 18[3] | yes               | I/O  | I;PU            | <b>PIO0_9</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                   |
|                                        |       |                   | I/O  | -               | <b>MOSI0</b> — Master Out Slave In for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                                        |       |                   | O    | -               | <b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                     |
| SWCLK/PIO0_10/<br>SCK0/<br>CT16B0_MAT2 | 19[3] | yes               | I    | I;PU            | <b>SWCLK</b> — Serial wire clock.                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|                                        |       |                   | I/O  | -               | <b>PIO0_10</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                  |
|                                        |       |                   | I/O  | -               | <b>SCK0</b> — Serial clock for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                                        |       |                   | O    | -               | <b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                     |

Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

| Symbol                      | Pin               | Start logic input | Type | Reset state [1] | Description                                                                                                                                                                                                                                                                       |
|-----------------------------|-------------------|-------------------|------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIO1_7/TXD/<br>CT32B0_MAT1  | 32 <sup>[3]</sup> | no                | I/O  | I;PU            | <b>PIO1_7</b> — General purpose digital input/output pin.                                                                                                                                                                                                                         |
|                             |                   |                   | O    | -               | <b>TXD</b> — Transmitter output for UART.                                                                                                                                                                                                                                         |
|                             |                   |                   | O    | -               | <b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.                                                                                                                                                                                                                           |
| PIO1_8/<br>CT16B1_CAP0      | 7 <sup>[3]</sup>  | no                | I/O  | I;PU            | <b>PIO1_8</b> — General purpose digital input/output pin.                                                                                                                                                                                                                         |
|                             |                   |                   | I    | -               | <b>CT16B1_CAP0</b> — Capture input 0 for 16-bit timer 1.                                                                                                                                                                                                                          |
| PIO1_9/<br>CT16B1_MAT0      | 12 <sup>[3]</sup> | no                | I/O  | I;PU            | <b>PIO1_9</b> — General purpose digital input/output pin.                                                                                                                                                                                                                         |
|                             |                   |                   | O    | -               | <b>CT16B1_MAT0</b> — Match output 0 for 16-bit timer 1.                                                                                                                                                                                                                           |
| PIO1_10/AD6/<br>CT16B1_MAT1 | 20 <sup>[5]</sup> | no                | I/O  | I;PU            | <b>PIO1_10</b> — General purpose digital input/output pin.                                                                                                                                                                                                                        |
|                             |                   |                   | I    | -               | <b>AD6</b> — A/D converter, input 6.                                                                                                                                                                                                                                              |
|                             |                   |                   | O    | -               | <b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.                                                                                                                                                                                                                           |
| PIO1_11/AD7                 | 27 <sup>[5]</sup> | no                | I/O  | I;PU            | <b>PIO1_11</b> — General purpose digital input/output pin.                                                                                                                                                                                                                        |
|                             |                   |                   | I    | -               | <b>AD7</b> — A/D converter, input 7.                                                                                                                                                                                                                                              |
| PIO2_0                      |                   |                   |      |                 | <b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.                            |
| PIO2_0/DTR                  | 1 <sup>[3]</sup>  | no                | I/O  | I;PU            | <b>PIO2_0</b> — General purpose digital input/output pin.                                                                                                                                                                                                                         |
|                             |                   |                   | O    | -               | <b>DTR</b> — Data Terminal Ready output for UART.                                                                                                                                                                                                                                 |
| PIO3_0 to PIO3_5            |                   |                   |      |                 | <b>Port 3</b> — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available. |
| PIO3_2                      | 28 <sup>[3]</sup> | no                | I/O  | I;PU            | <b>PIO3_2</b> — General purpose digital input/output pin.                                                                                                                                                                                                                         |
| PIO3_4                      | 13 <sup>[3]</sup> | no                | I/O  | I;PU            | <b>PIO3_4</b> — General purpose digital input/output pin.                                                                                                                                                                                                                         |
| PIO3_5                      | 14 <sup>[3]</sup> | no                | I/O  | I;PU            | <b>PIO3_5</b> — General purpose digital input/output pin.                                                                                                                                                                                                                         |
| V <sub>DD</sub>             | 6; 29             | -                 | I    | -               | 3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.                                                                                                                                                           |
| XTALIN                      | 4 <sup>[6]</sup>  | -                 | I    | -               | Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.                                                                                                                                                                       |
| XTALOUT                     | 5 <sup>[6]</sup>  | -                 | O    | -               | Output from the oscillator amplifier.                                                                                                                                                                                                                                             |
| V <sub>SS</sub>             | 33                | -                 | -    | -               | Thermal pad. Connect to ground.                                                                                                                                                                                                                                                   |

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for LPC111x/101/201/301, pins pulled up to full V<sub>DD</sub> level on LPC111x/002/102/202/302 (V<sub>DD</sub> = 3.3 V)); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad. **RESET** functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See [Figure 52](#) for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see [Figure 51](#)).
- [4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see [Figure 51](#)).

[6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

**Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package)**

| Symbol                    | LQFP48 | TFBGA48 | Start logic input | Type | Reset state [1] | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------------------------|--------|---------|-------------------|------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIO0_0 to PIO0_11         |        |         |                   | I/O  |                 | <b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.                                                                                                                                                                                                                                                                 |
| RESET/PIO0_0              | 3[2]   | C1[2]   | yes               | I    | I; PU           | <b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.<br><br>In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used. |
|                           |        |         |                   | I/O  | -               | <b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.                                                                                                                                                                                                                                                                                                                                                                                           |
| PIO0_1/CLKOUT/CT32B0_MAT2 | 4[3]   | C2[3]   | yes               | I/O  | I; PU           | <b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.                                                                                                                                                                                                                                                                                                                                               |
|                           |        |         |                   | O    | -               | <b>CLKOUT</b> — Clockout pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                           |        |         |                   | O    | -               | <b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| PIO0_2/SSEL0/CT16B0_CAP0  | 10[3]  | F1[3]   | yes               | I/O  | I; PU           | <b>PIO0_2</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                           |        |         |                   | I/O  | -               | <b>SSEL0</b> — Slave Select for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                           |        |         |                   | I    | -               | <b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.                                                                                                                                                                                                                                                                                                                                                                                                                     |
| PIO0_3                    | 14[3]  | H2[3]   | yes               | I/O  | I; PU           | <b>PIO0_3</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                    |
| PIO0_4/SCL                | 15[4]  | G3[4]   | yes               | I/O  | I; IA           | <b>PIO0_4</b> — General purpose digital input/output pin (open-drain).                                                                                                                                                                                                                                                                                                                                                                                                       |
|                           |        |         |                   | I/O  | -               | <b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.                                                                                                                                                                                                                                                                                                   |
| PIO0_5/SDA                | 16[4]  | H3[4]   | yes               | I/O  | I; IA           | <b>PIO0_5</b> — General purpose digital input/output pin (open-drain).                                                                                                                                                                                                                                                                                                                                                                                                       |
|                           |        |         |                   | I/O  | -               | <b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.                                                                                                                                                                                                                                                                                                    |
| PIO0_6/SCK0               | 22[3]  | H6[3]   | yes               | I/O  | I; PU           | <b>PIO0_6</b> — General purpose digital input/output pin.                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                           |        |         |                   | I/O  | -               | <b>SCK0</b> — Serial clock for SPI0.                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| PIO0_7/CTS                | 23[3]  | G7[3]   | yes               | I/O  | I; PU           | <b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).                                                                                                                                                                                                                                                                                                                                                                                       |
|                           |        |         |                   | I    | -               | <b>CTS</b> — Clear To Send input for UART.                                                                                                                                                                                                                                                                                                                                                                                                                                   |

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ...continued

| Symbol                                 | LQFP48            | TFBGA48           | Start logic input | Type | Reset state [1] | Description                                                                                                                                                                                                  |
|----------------------------------------|-------------------|-------------------|-------------------|------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIO0_8/MISO0/<br>CT16B0_MAT0           | 27 <sup>[3]</sup> | F8 <sup>[3]</sup> | yes               | I/O  | I; PU           | <b>PIO0_8</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                                        |                   |                   |                   | I/O  | -               | <b>MISO0</b> — Master In Slave Out for SPI0.                                                                                                                                                                 |
|                                        |                   |                   |                   | O    | -               | <b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.                                                                                                                                                      |
| PIO0_9/MOSI0/<br>CT16B0_MAT1           | 28 <sup>[3]</sup> | F7 <sup>[3]</sup> | yes               | I/O  | I; PU           | <b>PIO0_9</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                                        |                   |                   |                   | I/O  | -               | <b>MOSI0</b> — Master Out Slave In for SPI0.                                                                                                                                                                 |
|                                        |                   |                   |                   | O    | -               | <b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.                                                                                                                                                      |
| SWCLK/PIO0_10/<br>SCK0/<br>CT16B0_MAT2 | 29 <sup>[3]</sup> | E7 <sup>[3]</sup> | yes               | I    | I; PU           | <b>SWCLK</b> — Serial wire clock.                                                                                                                                                                            |
|                                        |                   |                   |                   | I/O  | -               | <b>PIO0_10</b> — General purpose digital input/output pin.                                                                                                                                                   |
|                                        |                   |                   |                   | I/O  | -               | <b>SCK0</b> — Serial clock for SPI0.                                                                                                                                                                         |
|                                        |                   |                   |                   | O    | -               | <b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.                                                                                                                                                      |
| R/PIO0_11/<br>AD0/CT32B0_MAT3          | 32 <sup>[5]</sup> | D8 <sup>[5]</sup> | yes               | I    | I; PU           | <b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.                                                                                                                              |
|                                        |                   |                   |                   | I/O  | -               | <b>PIO0_11</b> — General purpose digital input/output pin.                                                                                                                                                   |
|                                        |                   |                   |                   | I    | -               | <b>AD0</b> — A/D converter, input 0.                                                                                                                                                                         |
|                                        |                   |                   |                   | O    | -               | <b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.                                                                                                                                                      |
| PIO1_0 to PIO1_11                      |                   |                   |                   | I/O  |                 | <b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block. |
| R/PIO1_0/<br>AD1/CT32B1_CAP0           | 33 <sup>[5]</sup> | C7 <sup>[5]</sup> | yes               | I    | I; PU           | <b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.                                                                                                                              |
|                                        |                   |                   |                   | I/O  | -               | <b>PIO1_0</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                                        |                   |                   |                   | I    | -               | <b>AD1</b> — A/D converter, input 1.                                                                                                                                                                         |
|                                        |                   |                   |                   | I    | -               | <b>CT32B1_CAP0</b> — Capture input 0 for 32-bit timer 1.                                                                                                                                                     |
| R/PIO1_1/<br>AD2/CT32B1_MAT0           | 34 <sup>[5]</sup> | C8 <sup>[5]</sup> | no                | O    | I; PU           | <b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.                                                                                                                              |
|                                        |                   |                   |                   | I/O  | -               | <b>PIO1_1</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                                        |                   |                   |                   | I    | -               | <b>AD2</b> — A/D converter, input 2.                                                                                                                                                                         |
|                                        |                   |                   |                   | O    | -               | <b>CT32B1_MAT0</b> — Match output 0 for 32-bit timer 1.                                                                                                                                                      |
| R/PIO1_2/<br>AD3/CT32B1_MAT1           | 35 <sup>[5]</sup> | B7 <sup>[5]</sup> | no                | I    | I; PU           | <b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.                                                                                                                              |
|                                        |                   |                   |                   | I/O  | -               | <b>PIO1_2</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                                        |                   |                   |                   | I    | -               | <b>AD3</b> — A/D converter, input 3.                                                                                                                                                                         |
|                                        |                   |                   |                   | O    | -               | <b>CT32B1_MAT1</b> — Match output 1 for 32-bit timer 1.                                                                                                                                                      |
| SWDIO/PIO1_3/<br>AD4/CT32B1_MAT2       | 39 <sup>[5]</sup> | B6 <sup>[5]</sup> | no                | I/O  | I; PU           | <b>SWDIO</b> — Serial wire debug input/output.                                                                                                                                                               |
|                                        |                   |                   |                   | I/O  | -               | <b>PIO1_3</b> — General purpose digital input/output pin.                                                                                                                                                    |
|                                        |                   |                   |                   | I    | -               | <b>AD4</b> — A/D converter, input 4.                                                                                                                                                                         |
|                                        |                   |                   |                   | O    | -               | <b>CT32B1_MAT2</b> — Match output 2 for 32-bit timer 1.                                                                                                                                                      |

Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ...continued

| Symbol                                                    | LQFP48            | TFBGA48           | Start logic input | Type | Reset state [1] | Description                                                                                                             |
|-----------------------------------------------------------|-------------------|-------------------|-------------------|------|-----------------|-------------------------------------------------------------------------------------------------------------------------|
| PIO3_2/ $\overline{\text{DCD}}$ /<br>CT16B0_MAT2/<br>SCK1 | 43 <sup>[3]</sup> | A4 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO3_2</b> — General purpose digital input/output pin.                                                               |
|                                                           |                   |                   |                   | I    | -               | <b>DCD</b> — Data Carrier Detect input for UART.                                                                        |
|                                                           |                   |                   |                   | O    | -               | <b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.                                                                 |
|                                                           |                   |                   |                   | I/O  | -               | <b>SCK1</b> — Serial clock for SPI1.                                                                                    |
| PIO3_3/ $\overline{\text{RI}}$ /<br>CT16B0_CAP0           | 48 <sup>[3]</sup> | A2 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO3_3</b> — General purpose digital input/output pin.                                                               |
|                                                           |                   |                   |                   | I    | -               | <b>RI</b> — Ring Indicator input for UART.                                                                              |
|                                                           |                   |                   |                   | I    | -               | <b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.                                                                |
| PIO3_4/<br>CT16B0_CAP1/RXD                                | 18 <sup>[3]</sup> | H4 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO3_4</b> — General purpose digital input/output pin.                                                               |
|                                                           |                   |                   |                   | I    | -               | <b>CT16B0_CAP1</b> — Capture input 1 for 16-bit timer 0.                                                                |
|                                                           |                   |                   |                   | I    | -               | <b>RXD</b> — Receiver input for UART                                                                                    |
| PIO3_5/<br>CT16B1_CAP1/TXD                                | 21 <sup>[3]</sup> | G6 <sup>[3]</sup> | no                | I/O  | I; PU           | <b>PIO3_5</b> — General purpose digital input/output pin.                                                               |
|                                                           |                   |                   |                   | I    | -               | <b>CT16B1_CAP1</b> — Capture input 1 for 16-bit timer 1.                                                                |
|                                                           |                   |                   |                   | O    | -               | <b>TXD</b> — Transmitter output for UART                                                                                |
| V <sub>DD</sub>                                           | 8; 44             | E2;<br>B4         | -                 | I    | -               | 3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage. |
| XTALIN                                                    | 6 <sup>[6]</sup>  | D1 <sup>[6]</sup> | -                 | I    | -               | Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.             |
| XTALOUT                                                   | 7 <sup>[6]</sup>  | E1 <sup>[6]</sup> | -                 | O    | -               | Output from the oscillator amplifier.                                                                                   |
| V <sub>SS</sub>                                           | 5; 41             | D2;<br>B5         | -                 | I    | -               | Ground.                                                                                                                 |

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V<sub>DD</sub> level (V<sub>DD</sub> = 3.3 V)); IA = inactive, no pull-up/down enabled.
- [2] 5 V tolerant pad.  $\overline{\text{RESET}}$  functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See [Figure 52](#) for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see [Figure 51](#)).
- [4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see [Figure 51](#)).
- [6] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

## 10. Static characteristics

### 10.1 LPC1100, LPC1100L series

**Table 16. Static characteristics (LPC1100, LPC1100L series)**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ , unless otherwise specified.

| Symbol                                                                                          | Parameter                               | Conditions                                                                                             | Min | Typ <sup>[1]</sup> | Max | Unit |
|-------------------------------------------------------------------------------------------------|-----------------------------------------|--------------------------------------------------------------------------------------------------------|-----|--------------------|-----|------|
| V <sub>DD</sub>                                                                                 | supply voltage (core and external rail) |                                                                                                        | 1.8 | 3.3                | 3.6 | V    |
| LPC1100 series (LPC111x/101/201/301) power consumption                                          |                                         |                                                                                                        |     |                    |     |      |
| I <sub>DD</sub>                                                                                 | supply current                          | Active mode; code<br>while(1){}<br>executed from flash                                                 |     |                    |     |      |
|                                                                                                 |                                         | system clock = 12 MHz <sup>[2][3][4]</sup><br>V <sub>DD</sub> = 3.3 V <sup>[5][6]</sup>                | -   | 3                  | -   | mA   |
|                                                                                                 |                                         | system clock = 50 MHz <sup>[2][3][5]</sup><br>V <sub>DD</sub> = 3.3 V <sup>[6][7]</sup>                | -   | 9                  | -   | mA   |
|                                                                                                 |                                         | Sleep mode; <sup>[2][3][4]</sup><br>system clock = 12 MHz <sup>[5][6]</sup><br>V <sub>DD</sub> = 3.3 V | -   | 2                  | -   | mA   |
|                                                                                                 |                                         | Deep-sleep mode; <sup>[2][3][8]</sup><br>V <sub>DD</sub> = 3.3 V                                       | -   | 6                  | -   | μA   |
|                                                                                                 |                                         | Deep power-down mode; <sup>[2][9]</sup><br>V <sub>DD</sub> = 3.3 V                                     | -   | 220                | -   | nA   |
| LPC1100L series (LPC111x/002/102/202/302) power consumption in low-current mode <sup>[11]</sup> |                                         |                                                                                                        |     |                    |     |      |
| I <sub>DD</sub>                                                                                 | supply current                          | Active mode; code<br>while(1){}<br>executed from flash                                                 |     |                    |     |      |
|                                                                                                 |                                         | system clock = 1 MHz <sup>[2][3][5]</sup><br>V <sub>DD</sub> = 3.3 V <sup>[6][10]</sup>                | -   | 840                | -   | μA   |
|                                                                                                 |                                         | system clock = 6 MHz <sup>[2][3][5]</sup><br>V <sub>DD</sub> = 3.3 V <sup>[6][10]</sup>                | -   | 1                  | -   | mA   |
|                                                                                                 |                                         | system clock = 12 MHz <sup>[2][3][4]</sup><br>V <sub>DD</sub> = 3.3 V <sup>[5][6]</sup>                | -   | 2                  | -   | mA   |
|                                                                                                 |                                         | system clock = 50 MHz <sup>[2][3][5]</sup><br>V <sub>DD</sub> = 3.3 V <sup>[6][7]</sup>                | -   | 7                  | -   | mA   |
|                                                                                                 |                                         | Sleep mode; <sup>[2][3][4]</sup><br>system clock = 12 MHz <sup>[5][6]</sup><br>V <sub>DD</sub> = 3.3 V | -   | 1                  | -   | mA   |
|                                                                                                 |                                         | system clock = 50 MHz <sup>[2][3][4]</sup><br>V <sub>DD</sub> = 3.3 V <sup>[5][6]</sup>                | -   | 5                  | -   | mA   |
|                                                                                                 |                                         | Deep-sleep mode; <sup>[2][3][8]</sup><br>V <sub>DD</sub> = 3.3 V                                       | -   | 2                  | -   | μA   |
|                                                                                                 |                                         | Deep power-down mode; <sup>[2][9]</sup><br>V <sub>DD</sub> = 3.3 V                                     | -   | 220                | -   | nA   |

### 10.3 ADC static characteristics

**Table 18. ADC static characteristics**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$  unless otherwise specified; ADC frequency 4.5 MHz,  $V_{DD} = 2.5\text{ V}$  to  $3.6\text{ V}$ .

| Symbol       | Parameter                           | Conditions | Min | Typ | Max       | Unit       |
|--------------|-------------------------------------|------------|-----|-----|-----------|------------|
| $V_{IA}$     | analog input voltage                |            | 0   | -   | $V_{DD}$  | V          |
| $C_{ia}$     | analog input capacitance            |            | -   | -   | 1         | pF         |
| $E_D$        | differential linearity error        | [1][2]     | -   | -   | $\pm 1$   | LSB        |
| $E_{L(adj)}$ | integral non-linearity              | [3]        | -   | -   | $\pm 1.5$ | LSB        |
| $E_O$        | offset error                        | [4]        | -   | -   | $\pm 3.5$ | LSB        |
| $E_G$        | gain error                          | [5]        | -   | -   | 0.6       | %          |
| $E_T$        | absolute error                      | [6]        | -   | -   | $\pm 4$   | LSB        |
| $R_{vsi}$    | voltage source interface resistance |            | -   | -   | 40        | k $\Omega$ |
| $R_i$        | input resistance                    | [7][8]     | -   | -   | 2.5       | M $\Omega$ |

[1] The ADC is monotonic, there are no missing codes.

[2] The differential linearity error ( $E_D$ ) is the difference between the actual step width and the ideal step width. See [Figure 17](#).

[3] The integral non-linearity ( $E_{L(adj)}$ ) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See [Figure 17](#).



[4] The offset error ( $E_O$ ) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See [Figure 17](#).

[5] The gain error ( $E_G$ ) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See [Figure 17](#).

[6] The absolute error ( $E_T$ ) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See [Figure 17](#).

[7]  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; maximum sampling frequency  $f_s = 400\text{ kSamples/s}$  and analog input capacitance  $C_{ia} = 1\text{ pF}$ .

[8] Input resistance  $R_i$  depends on the sampling frequency  $f_s$ :  $R_i = 1 / (f_s \times C_{ia})$ .



## 11. Dynamic characteristics

### 11.1 Power-up ramp conditions

**Table 22. Power-up characteristics<sup>[1]</sup>**


$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ .

| Symbol     | Parameter     | Conditions                                                 | Min | Typ | Max | Unit          |
|------------|---------------|------------------------------------------------------------|-----|-----|-----|---------------|
| $t_r$      | rise time     | at $t = t_1$ : $0 < V_I \leq 400\text{ mV}$ <sup>[2]</sup> | 0   | -   | 500 | ms            |
| $t_{wait}$ | wait time     | <sup>[2][3]</sup>                                          | 12  | -   | -   | $\mu\text{s}$ |
| $V_I$      | input voltage | at $t = t_1$ on pin $V_{DD}$                               | 0   | -   | 400 | mV            |

[1] Does not apply to the LPC1100XL series (LPC111x/103/203/303/323/333).

[2] See Figure 42.

[3] The wait time specifies the time the power supply must be at levels below 400 mV before ramping up.



### 11.2 Flash memory


**Table 23. Flash characteristics**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $T_{amb} = 85\text{ }^{\circ}\text{C}$  for flash programming.

| Symbol     | Parameter        | Conditions                             | Min   | Typ    | Max  | Unit   |
|------------|------------------|----------------------------------------|-------|--------|------|--------|
| $N_{endu}$ | endurance        | <sup>[1]</sup>                         | 10000 | 100000 | -    | cycles |
| $t_{ret}$  | retention time   | powered                                | 10    | -      | -    | years  |
|            |                  | unpowered                              | 20    | -      | -    | years  |
| $t_{er}$   | erase time       | sector or multiple consecutive sectors | 95    | 100    | 105  | ms     |
| $t_{prog}$ | programming time | <sup>[2]</sup>                         | 0.95  | 1      | 1.05 | ms     |

[1] Number of program/erase cycles.

[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes. Flash programming operation temperature must not exceed  $T_{amb} = 85\text{ }^{\circ}\text{C}$ .



fundamental mode oscillation (the fundamental frequency is represented by  $L$ ,  $C_L$  and  $R_S$ ). Capacitance  $C_P$  in Figure 50 represents the parallel package capacitance and should not be larger than 7 pF. Parameters  $F_{OSC}$ ,  $C_L$ ,  $R_S$  and  $C_P$  are supplied by the crystal manufacturer (see Table 30).




Table 30. Recommended values for  $C_{X1}/C_{X2}$  in oscillation mode (crystal and external components parameters) low frequency mode

| Fundamental oscillation frequency $F_{OSC}$ | Crystal load capacitance $C_L$ | Maximum crystal series resistance $R_S$ | External load capacitors $C_{X1}$ , $C_{X2}$ |
|---------------------------------------------|--------------------------------|-----------------------------------------|----------------------------------------------|
| 1 MHz to 5 MHz                              | 10 pF                          | < 300 $\Omega$                          | 18 pF, 18 pF                                 |
|                                             | 20 pF                          | < 300 $\Omega$                          | 39 pF, 39 pF                                 |
|                                             | 30 pF                          | < 300 $\Omega$                          | 57 pF, 57 pF                                 |
| 5 MHz to 10 MHz                             | 10 pF                          | < 300 $\Omega$                          | 18 pF, 18 pF                                 |
|                                             | 20 pF                          | < 200 $\Omega$                          | 39 pF, 39 pF                                 |
|                                             | 30 pF                          | < 100 $\Omega$                          | 57 pF, 57 pF                                 |
| 10 MHz to 15 MHz                            | 10 pF                          | < 160 $\Omega$                          | 18 pF, 18 pF                                 |
|                                             | 20 pF                          | < 60 $\Omega$                           | 39 pF, 39 pF                                 |
| 15 MHz to 20 MHz                            | 10 pF                          | < 80 $\Omega$                           | 18 pF, 18 pF                                 |

Table 31. Recommended values for  $C_{X1}/C_{X2}$  in oscillation mode (crystal and external components parameters) high frequency mode

| Fundamental oscillation frequency $F_{OSC}$ | Crystal load capacitance $C_L$ | Maximum crystal series resistance $R_S$ | External load capacitors $C_{X1}$ , $C_{X2}$ |
|---------------------------------------------|--------------------------------|-----------------------------------------|----------------------------------------------|
| 15 MHz to 20 MHz                            | 10 pF                          | < 180 $\Omega$                          | 18 pF, 18 pF                                 |
|                                             | 20 pF                          | < 100 $\Omega$                          | 39 pF, 39 pF                                 |
| 20 MHz to 25 MHz                            | 10 pF                          | < 160 $\Omega$                          | 18 pF, 18 pF                                 |
|                                             | 20 pF                          | < 80 $\Omega$                           | 39 pF, 39 pF                                 |

Footprint information for reflow soldering of HVQFN33 package





Fig 67. Reflow soldering of the HVQFN33 package (5x5)

### Footprint information for reflow soldering of HVQFN33 package



|                                                                                     |                      |                                                                                     |                               |
|-------------------------------------------------------------------------------------|----------------------|-------------------------------------------------------------------------------------|-------------------------------|
|  | solder land          |  | solder land plus solder paste |
|  | solder paste deposit |  | solder resist                 |
| ----                                                                                | occupied area        | Dimensions in mm                                                                    |                               |


Remark:  
Stencil thickness: 0.125 mm

001aao134

**Fig 68. Reflow soldering of the HVQFN33 package (7x7)**

### Footprint information for reflow soldering of LQFP48 package

**SOT313-2**



### Generic footprint pattern

Refer to the package outline drawing for actual layout



solder land

---- occupied area

DIMENSIONS in mm

| P1    | P2    | Ax     | Ay     | Bx    | By    | C     | D1    | D2    | Gx    | Gy    | Hx     | Hy     |
|-------|-------|--------|--------|-------|-------|-------|-------|-------|-------|-------|--------|--------|
| 0.500 | 0.560 | 10.350 | 10.350 | 7.350 | 7.350 | 1.500 | 0.280 | 0.500 | 7.500 | 7.500 | 10.650 | 10.650 |

sot313-2 fr

**Fig 69. Reflow soldering of the LQFP48 package**

## 17. Revision history

Table 34. Revision history

| Document ID    | Release date                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Data sheet status  | Change notice | Supersedes    |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|---------------|---------------|
| LPC111X v.9.2  | 20140326                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Product data sheet | -             | LPC111X v.9.1 |
| Modifications: | <ul style="list-style-type: none"> <li>Pin description tables for RESET/PIO0_0 updated: In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed. See <a href="#">Section 6.2</a>.</li> <li>Pin description notes relating to open-drain I2C-bus pins updated for clarity in <a href="#">Section 6.2</a>.</li> <li>Pin description of the WAKEUP pin updated for clarity. See <a href="#">Section 6.2</a>.</li> <li>Parts added: LPC1114JHI33/303, LPC1111JHN33/103, LPC1112JHN33/203, LPC1113JHN33/203, LPC1114JHN33/303, LPC1114JBD48/333, LPC1112FHI33/102, LPC1114JBD48/303, LPC1114JBD48/323, LPC1113JBD48/303, LPC1113JHN33/303, LPC1112JHN33/103, LPC1111JHN33/203, LPC1114JHN33/203.</li> </ul> |                    |               |               |
| LPC111X v.9.1  | 20131213                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Product data sheet | -             | LPC111X v.9   |
| Modifications: | <ul style="list-style-type: none"> <li>Table 17 "Static characteristics (LPC1100XL series)": <ul style="list-style-type: none"> <li>Added I<sub>DD</sub> max spec for Deep-sleep and Deep power-down modes @ 25 °C and 105 °C.</li> <li>Added Table note 11 "105 °C spec applies only to the LPC1112JHI33, LPC1114JHN33, LPC1115JBD48, and LPC1115JET48 parts."</li> <li>Updated Table note 12 "WAKEUP pin and RESET pin are pulled HIGH externally."</li> </ul> </li> <li>Table 16 "Static characteristics (LPC1100, LPC1100L series)": <ul style="list-style-type: none"> <li>Updated Table note 9 "WAKEUP pin and RESET pin are pulled HIGH externally."</li> </ul> </li> </ul>                                                                                                                                          |                    |               |               |
| LPC111X v.9    | 20131029                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Product data sheet | -             | LPC111X v.8.2 |
| Modifications: | <ul style="list-style-type: none"> <li>Added LPC1112JHI33/203, LPC1114JHN33/333, LPC1115JBD48/303, and LPC1115JET48/303 parts.</li> <li>Removed t<sub>clk(H)</sub> and t<sub>clk(L)</sub> from Figure 47 "SPI master timing in SPI mode" and Figure 48 "SPI slave timing in SPI mode"; spec not characterized.</li> <li>Table 22 "Power-up characteristics[1]": Added table note "Does not apply to LPC1100XL series".</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                           |                    |               |               |
| LPC111X v.8.2  | 20130805                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Product data sheet | -             | LPC111X v.8.1 |
| Modifications: | <ul style="list-style-type: none"> <li>Added LPC1115FET48/303.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                    |               |               |
| LPC111X v.8.1  | 20130524                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Product data sheet | -             | LPC111X v.8   |
| Modifications: | <ul style="list-style-type: none"> <li>Table 4 thru Table 11: Added "5 V tolerant pad" to RESET/PIO0_0 table note.</li> <li>Added Section 9 "Thermal characteristics".</li> <li>SRAM size corrected for part LPC1112FHN24/202 (4 kB). See Table 2.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                    |               |               |
| LPC111X v.8    | 20130220                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Product data sheet | -             | LPC111X v.7.5 |
| Modifications: | <ul style="list-style-type: none"> <li>Table 16 "Static characteristics" added Pin capacitance section.</li> <li>Default pin state corrected for pins PIO0_4 and PIO0_5 (I; IA) in Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)".</li> <li>Table 12 "Limiting values" expanded for clarity.</li> <li>Table 19 "Power consumption at very low frequencies using the watchdog oscillator" added.</li> <li>Added Section 12.2 "Use of ADC input trigger signals".</li> <li>Added Section 12.8 "ADC effective input impedance".</li> </ul>                                                                                                                                                                                                                                              |                    |               |               |
| LPC111X v.7.5  | 20121002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Product data sheet | -             | LPC111X v.7.4 |