



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	42
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1115jbd48-303ql

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 32-bit ARM Cortex-M0 microcontroller

- Digital peripherals:
  - Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors. In addition, a configurable open-drain mode is supported on the LPC1100L and LPC1100XL series.
  - ♦ GPIO pins can be used as edge and level sensitive interrupt sources.
  - ◆ High-current output driver (20 mA) on one pin.
  - ♦ High-current sink drivers (20 mA) on two l<sup>2</sup>C-bus pins in Fast-mode Plus (not on LPC1112FDH20/102).
  - Four general purpose counter/timers with up to eight capture inputs and up to 13 match outputs.
  - ◆ Programmable WatchDog Timer (WDT) the LPC1100 series only.
  - Programmable windowed WDT on the LPC1100L and LPC1100XL series only.
- Analog peripherals:
  - ♦ 10-bit ADC with input multiplexing among 5, 6, or 8 pins depending on package size.
- Serial interfaces:
  - ◆ UART with fractional baud rate generation, internal FIFO, and RS-485 support.
  - Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities (second SPI on LPC1100 and LPC1100L series LQFP48 package only).
  - ♦ I<sup>2</sup>C-bus interface supporting full I<sup>2</sup>C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode (not on LPC1112FDH20/102).
- Clock generation:
  - 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
  - Crystal oscillator with an operating range of 1 MHz to 25 MHz.
  - ◆ Programmable watchdog oscillator with a frequency range of 9.4 kHz to 2.3 MHz.
  - PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
  - Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, and the Watchdog clock.
- Power control:
  - Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.
  - Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption for any given application through one simple function call. (LPC1100L and LPC1100XL series only.)
  - Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
  - Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 13 of the functional pins.
  - Power-On Reset (POR).
  - Brownout detect with up to four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single power supply (1.8 V to 3.6 V).
- Available as LQFP48 package, HVQFN33 package, and TFBGA48 package.

LPC111X

© NXP Semiconductors N.V. 2014. All rights reserved.

### 32-bit ARM Cortex-M0 microcontroller

- LPC1100L series available as TSSOP28 package, DIP28 package, TSSOP20 package, and SO20 package.
- Extended temperature (-40 °C to +105 °C) for selected parts (see <u>Table 2</u>).

### 3. Applications

- eMetering
- Alarm systems

- Lighting
- White goods

## 4. Ordering information

Table 1. Ordering	information		
Type number	Package		
	Name	Description	Version
SO20, TSSOP20, TS	SOP28, and DI	P28 packages	
LPC1110FD20	SO20	SO20: plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
LPC1111FDH20/002	TSSOP20	TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
LPC1112FD20/102	SO20	SO20: plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
LPC1112FDH20/102	TSSOP20	TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
LPC1112FDH28/102	TSSOP28	TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
LPC1114FDH28/102	TSSOP28	TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
LPC1114FN28/102	DIP28	DIP28: plastic dual in-line package; 28 leads (600 mil)	SOT117-1
HVQFN24/33, LQFP4	8, and TFBGA	48 packages	
LPC1111FHN33/101	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/102	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 $\times$ 7 $\times$ 0.85 mm	n/a
LPC1111FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/202	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111JHN33/103	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111FHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1111JHN33/203	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1112FHN33/101	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a
LPC1112FHN33/102	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm	n/a

LPC111X Product data sheet © NXP Semiconductors N.V. 2014. All rights reserved.

### 32-bit ARM Cortex-M0 microcontroller

Table 3. Pin description	overview	
Part	Pin description table	Pinning diagram
LPC1114FHN33/203	Table 11	Figure 7
LPC1114JHN33/203	Table 11	Figure 7
LPC1114FHN33/301	Table 9	Figure 6
LPC1114FHN33/302	Table 9	Figure 6
LPC1114JHN33/303	Table 11	Figure 7
LPC1114FHN33/303	Table 11	Figure 7
LPC1114FHN33/333	Table 11	Figure 7
LPC1114JHN33/333	Table 11	Figure 7
LPC1114FHI33/302	Table 9	Figure 6
LPC1114FHI33/303	Table 11	Figure 7
LPC1114JHI33/303	Table 11	Figure 7
LPC1113FBD48/301	Table 8	Figure 3
LPC1113FBD48/302	Table 8	Figure 3
LPC1113FBD48/303	Table 10	Figure 4
LPC1113JBD48/303	Table 10	Figure 4
LPC1114FBD48/301	Table 8	Figure 3
LPC1114FBD48/302	Table 8	Figure 3
LPC1114FBD48/303	Table 10	Figure 4
LPC1114JBD48/303	Table 10	Figure 4
LPC1114FBD48/323	Table 10	Figure 4
LPC1114JBD48/323	Table 10	Figure 4
LPC1114FBD48/333	Table 10	Figure 4
LPC1114JBD48/333	Table 10	Figure 4
LPC1115FBD48/303	Table 10	Figure 4
LPC1115JBD48/303	Table 10	Figure 4
LPC1115FET48/303	Table 10	Figure 5
LPC1115JET48/303	Table 10	Figure 5

### 32-bit ARM Cortex-M0 microcontroller

			(		<b>yy</b> oonanaoa
Symbol	HVQFN pin	Start logic input	Туре	Reset state [1]	Description
PIO0_5/SDA	9 <u>[4]</u>	yes	I/O	I; IA	<b>PIO0_5</b> — General purpose digital input/output pin (open-drain).
			I/O	-	<b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	10 <u>[3]</u>	yes	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.
			I/O	-	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	11 <u>[3]</u>	yes	I/O	I; PU	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
			I	-	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	12 <u>[3]</u>	yes	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	13 <u>[3]</u>	yes	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.
			0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWCLK/PIO0_10/	14 <u><sup>[3]</sup></u>	yes	I	I; PU	SWCLK — Serial wire clock.
SCK0/ CT16B0_MAT2			I/O	-	PIO0_10 — General purpose digital input/output pin.
			I/O	-	SCK0 — Serial clock for SPI0.
			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	15 <u><sup>[5]</sup></u>	yes	1	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	PIO0_11 — General purpose digital input/output pin.
			I	-	AD0 — A/D converter, input 0.
			0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
R/PIO1_0/ AD1/CT32B1_CAP0	16 <u><sup>[5]</sup></u>	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	PIO1_0 — General purpose digital input/output pin.
			I	-	AD1 — A/D converter, input 1.
			I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	17 <u>[5]</u>	no	0	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	PIO1_1 — General purpose digital input/output pin.
			I	-	AD2 — A/D converter, input 2.
			0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	18 <u><sup>[5]</sup></u>	no	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
			I/O	-	PIO1_2 — General purpose digital input/output pin.
			I	-	AD3 — A/D converter, input 3.
			0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.

#### Table 6. LPC1100L series: LPC1112 (HVQFN24 package) ... continued

#### 32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description		
PIO1_7/TXD/	32 <u>[3]</u>	no	I/O	I;PU	PIO1_7 — General purpose digital input/output pin.		
CT32B0_MAT1			0	-	TXD — Transmitter output for UART.		
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.		
PIO1_8/	7 <u>[3]</u>	no	I/O	I;PU	PIO1_8 — General purpose digital input/output pin.		
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.		
PIO1_9/	12 <u>[3]</u>	no	I/O	I;PU	PIO1_9 — General purpose digital input/output pin.		
CT16B1_MAT0			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.		
PIO1_10/AD6/	20 <u><sup>[5]</sup></u>	no	I/O	I;PU	PIO1_10 — General purpose digital input/output pin.		
CT16B1_MAT1			I	-	AD6 — A/D converter, input 6.		
			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.		
PIO1_11/AD7	27 <u>[5]</u>	no	I/O	I;PU	PIO1_11 — General purpose digital input/output pin.		
			I	-	AD7 — A/D converter, input 7.		
PIO2_0					<b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.		
PIO2_0/DTR	1 <u>[3]</u>	no	I/O	I;PU	PIO2_0 — General purpose digital input/output pin.		
			0	-	DTR — Data Terminal Ready output for UART.		
PIO3_0 to PIO3_5					<b>Port 3</b> — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.		
PIO3_2	28 <u>[3]</u>	no	I/O	I;PU	PIO3_2 — General purpose digital input/output pin.		
PIO3_4	13 <u>[3]</u>	no	I/O	I;PU	PIO3_4 — General purpose digital input/output pin.		
PIO3_5	14 <u>[3]</u>	no	I/O	I;PU	PIO3_5 — General purpose digital input/output pin.		
V <sub>DD</sub>	6; 29	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.		
XTALIN	4 <u>[6]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.		
XTALOUT	5 <u>[6]</u>	-	0	-	Output from the oscillator amplifier.		
V <sub>SS</sub>	33	-	-	-	Thermal pad. Connect to ground.		

#### Table 9. LPC1100 and LPC1100L series: LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for LPC111x/101/201/301, pins pulled up to full V<sub>DD</sub> level on LPC111x/002/102/202/302 (V<sub>DD</sub> = 3.3 V)); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See <u>Figure 52</u> for the reset pad configuration.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain configuration applies to all functions on this pin.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see Figure 51).

### 32-bit ARM Cortex-M0 microcontroller

Symbol	œ	448	Start	Туре	Reset	Description
	-QFP4	ſFBG∕	input		<u>[1]</u>	
PIO0_8/MISO0/	27 <u>[3]</u>	F8[3]	yes	I/O	I; PU	<b>PIO0_8</b> — General purpose digital input/output pin.
CT16B0_MAT0			-	I/O	-	MISO0 — Master In Slave Out for SPI0.
				0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	28 <u>[3]</u>	F7 <u>[3]</u>	yes	I/O	I; PU	<b>PIO0_9</b> — General purpose digital input/output pin.
CT16B0_MAT1				I/O	-	MOSI0 — Master Out Slave In for SPI0.
				0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWCLK/PIO0_10/	29 <u>[3]</u>	E7 <u>[3]</u>	yes	I	I; PU	SWCLK — Serial wire clock.
SCK0/				I/O	-	PIO0_10 — General purpose digital input/output pin.
CTIODU_WATZ				I/O	-	SCK0 — Serial clock for SPI0.
				0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
R/PIO0_11/ AD0/CT32B0_MAT3	32 <u>[5]</u>	D8 <u>[5]</u>	yes	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO0_11 — General purpose digital input/output pin.
				I	-	AD0 — A/D converter, input 0.
				0	-	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_11				I/O		<b>Port 1</b> — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
R/PIO1_0/ AD1/CT32B1_CAP0	33 <u>[5]</u>	C7 <u>[5]</u>	yes	I	I; PU	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_0 — General purpose digital input/output pin.
				I	-	AD1 — A/D converter, input 1.
				I	-	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
R/PIO1_1/ AD2/CT32B1_MAT0	34 <u><sup>[5]</sup></u>	C8[5]	no	0	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_1 — General purpose digital input/output pin.
				I	-	AD2 — A/D converter, input 2.
				0	-	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
R/PIO1_2/ AD3/CT32B1_MAT1	35 <u><sup>[5]</sup></u>	B7 <u>[5]</u>	no	I	I; PU	R — Reserved. Configure for an alternate function in the IOCONFIG block.
				I/O	-	PIO1_2 — General purpose digital input/output pin.
				I	-	AD3 — A/D converter, input 3.
				0	-	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/	39 <u>[5]</u>	B6[5]	no	I/O	I; PU	SWDIO — Serial wire debug input/output.
AD4/CT32B1_MAT2				I/O	-	PIO1_3 — General purpose digital input/output pin.
				I	-	AD4 — A/D converter, input 4.
				0	-	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.

#### Table 10. LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) ... continued

#### 32-bit ARM Cortex-M0 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description		
PIO0_0 to PIO0_11					<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.		
RESET/PIO0_0	2 <u>[2]</u>	yes	I	I;PU	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states and processor execution to begin at address 0.		
					In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.		
			I/O	-	<b>PIO0_0</b> — General purpose digital input/output pin with 10 ns glitch filter.		
PIO0_1/CLKOUT/ CT32B0_MAT2	3 <u>[3]</u>	yes	I/O	I;PU	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.		
			0	-	CLKOUT — Clock out pin.		
			0	-	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.		
PIO0_2/SSEL0/	8 <u>[3]</u>	yes	I/O	I;PU	PIO0_2 — General purpose digital input/output pin.		
CT16B0_CAP0			I/O	-	SSEL0 — Slave select for SPI0.		
			I	-	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.		
PIO0_3	9 <u>[3]</u>	yes	I/O	I;PU	PIO0_3 — General purpose digital input/output pin.		
PIO0_4/SCL	10 <u>[4]</u>	yes	I/O	I;IA	PIO0_4 — General purpose digital input/output pin (open-drain).		
			I/O	-	<b>SCL</b> — I <sup>2</sup> C-bus, open-drain clock input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_5/SDA	11 <u>[4]</u>	yes	I/O	I;IA	PIO0_5 — General purpose digital input/output pin (open-drain).		
			I/O	-	<b>SDA</b> — I <sup>2</sup> C-bus, open-drain data input/output. High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.		
PIO0_6/SCK0	15 <u>[3]</u>	yes	I/O	I;PU	PIO0_6 — General purpose digital input/output pin.		
			I/O	-	SCK0 — Serial clock for SPI0.		
PIO0_7/CTS	16 <u>[3]</u>	yes	I/O	I;PU	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).		
			I	-	CTS — Clear To Send input for UART.		
PIO0_8/MISO0/	17 <u>[3]</u>	yes	I/O	I;PU	PIO0_8 — General purpose digital input/output pin.		
CT16B0_MAT0			I/O	-	MISO0 — Master In Slave Out for SPI0.		
			0	-	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.		
PIO0_9/MOSI0/	18 <u>[3]</u>	yes	I/O	I;PU	PIO0_9 — General purpose digital input/output pin.		
CT16B0_MAT1			I/O	-	MOSI0 — Master Out Slave In for SPI0.		
			0	-	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.		
SWCLK/PIO0_10/	19 <u>[3]</u>	yes	I	I;PU	SWCLK — Serial wire clock.		
SCK0/			I/O	-	PIO0_10 — General purpose digital input/output pin.		
CTTODU_WATZ			I/O	-	SCK0 — Serial clock for SPI0.		
			0	-	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.		

#### Table 11. LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)

32-bit ARM Cortex-M0 microcontroller

- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

### 7.10 I<sup>2</sup>C-bus serial I/O controller

The LPC1110/11/12/13/14/15 contain one I<sup>2</sup>C-bus controller.

Remark: Part LPC1112FDH20/102 does not contain the I<sup>2</sup>C-bus controller.

The I<sup>2</sup>C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock Line (SCL) and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C is a multi-master bus and can be controlled by more than one bus master connected to it.

#### 7.10.1 Features

- The I<sup>2</sup>C-interface is a standard I<sup>2</sup>C-bus compliant interface with open-drain pins. The I<sup>2</sup>C-bus interface also supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.
- The I<sup>2</sup>C-bus controller supports multiple address recognition and a bus monitor mode.

### 7.11 10-bit ADC

The LPC1110/11/12/13/14/15 contain one ADC. It is a single 10-bit successive approximation ADC with eight channels.

#### 7.11.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V<sub>DD</sub>.
- 10-bit conversion time  $\ge$  2.44  $\mu$ s (up to 400 kSamples/s).
- Burst conversion mode for single or multiple inputs.

32-bit ARM Cortex-M0 microcontroller

The start logic must be configured in the system configuration block and in the NVIC before being used.

#### 7.17.2 Reset

Reset has four sources on the LPC1110/11/12/13/14/15: the RESET pin, the Watchdog reset, Power-On Reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt trigger input pin. Assertion of chip reset by any source, once the operating voltage attains a usable level, starts the IRC and initializes the flash controller.

A LOW-going pulse as short as 50 ns resets the part.

When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

An external pull-up resistor is required on the RESET pin if Deep power-down mode is used.

### 7.17.3 Brownout detection

The LPC1110/11/12/13/14/15 includes up to four levels for monitoring the voltage on the  $V_{DD}$  pin. If this voltage falls below one of the selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register. Four threshold levels can be selected to cause a forced reset of the chip.

### 7.17.4 Code security (Code Read Protection - CRP)

This feature of the LPC1110/11/12/13/14/15 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) and In-System Programming (ISP) can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

In addition, ISP entry via the PIO0\_1 pin can be disabled without enabling CRP. For details see the *LPC111x user manual*.

There are three levels of Code Read Protection:

- CRP1 disables access to the chip via the SWD and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
- 2. CRP2 disables access to the chip via the SWD and only allows full flash erase and update using a reduced set of the ISP commands.
- 3. Running an application with level CRP3 selected fully disables any access to the chip via the SWD pins and the ISP. This mode effectively disables ISP override using PIO0\_1 pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via the UART.

32-bit ARM Cortex-M0 microcontroller





LPC111X

74 of 127

#### 32-bit ARM Cortex-M0 microcontroller

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
f <sub>osc(int)</sub>	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 <sup>[2]]</sup> in the WDTOSCCTRL register;	<u>9</u> ] -	9.4	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF [2]] in the WDTOSCCTRL register	<u>8]</u> -	2300	-	kHz

Table 26. Dynamic characteristics: Watchdog oscillator

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

- [2] The typical frequency spread over processing and temperature (T<sub>amb</sub> = -40 °C to +105 °C) is  $\pm$ 40 %.
- [3] See the LPC111x user manual.

### 11.5 I/O pins

Table 27.	Dynamic characteristic: I/O pins <sup>[1]</sup>
$T_{amb} = -40$	°C to +105 °C; 3.0 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V.

unio	,	55				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>r</sub>	rise time	pin configured as output	3.0	-	5.0	ns
t <sub>f</sub>	fall time	pin configured as output	2.5	-	5.0	ns

[1] Applies to standard port pins and RESET pin.

32-bit ARM Cortex-M0 microcontroller

### 11.6 I<sup>2</sup>C-bus

#### Table 28. Dynamic characteristic: I<sup>2</sup>C-bus pins<sup>[1]</sup>

 $T_{amb} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C.$ 

Symbol	Parameter		Conditions	Min	Max	Unit
f <sub>SCL</sub>	SCL clock		Standard-mode	0	100	kHz
	frequency		Fast-mode	0	400	kHz
			Fast-mode Plus	0	1	MHz
t <sub>f</sub>	fall time	[4][5][6][7]	of both SDA and SCL signals	-	300	ns
			Standard-mode			
			Fast-mode	$20 + 0.1 \times C_b$	300	ns
			Fast-mode Plus	-	120	ns
t <sub>LOW</sub> LOW period o			Standard-mode	4.7	-	μS
	the SCL clock		Fast-mode	1.3	-	μS
			Fast-mode Plus	0.5	-	μS
t <sub>HIGH</sub> HIGH period			Standard-mode	4.0	-	μS
	the SCL clock		Fast-mode	0.6	-	μS
			Fast-mode Plus	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time	<u>[3][4][8]</u>	Standard-mode	0	-	μS
			Fast-mode	0	-	μS
			Fast-mode Plus	0	-	μS
t <sub>SU;DAT</sub>	data set-up	[9][10]	Standard-mode	250	-	ns
	time		Fast-mode	100	-	ns
			Fast-mode Plus	50	-	ns

[1] See the I<sup>2</sup>C-bus specification UM10204 for details.

[2] Parameters are valid over operating temperature range unless otherwise specified.

- [3] t<sub>HD;DAT</sub> is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
- [5]  $C_b$  = total capacitance of one bus line in pF.
- [6] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [8] The maximum  $t_{HD;DAT}$  could be 3.45  $\mu$ s and 0.9  $\mu$ s for Standard-mode and Fast-mode but must be less than the maximum of  $t_{VD;DAT}$  or  $t_{VD;ACK}$  by a transition time (see *UM10204*). This maximum must only be met if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9] t<sub>SU;DAT</sub> is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system but the requirement  $t_{SU;DAT} = 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.

32-bit ARM Cortex-M0 microcontroller

## **12.** Application information

### 12.1 ADC usage notes

The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in <u>Table 18</u>:

- The ADC input trace must be short and as close as possible to the LPC1110/11/12/13/14/15 chip.
- The ADC input traces must be shielded from fast switching digital signals and noisy power supply lines.
- Because the ADC and the digital core share the same power supply, the power supply line must be adequately filtered.
- To improve the ADC performance in a very noisy environment, put the device in Sleep mode during the ADC conversion.

### 12.2 Use of ADC input trigger signals

For applications that use trigger signals to start conversions and require a precise sample frequency, ensure that the period of the trigger signal is an integral multiple of the period of the ADC clock.

### 12.3 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with  $C_i = 100 \text{ pF}$ . To limit the input voltage to the specified range, choose an additional capacitor to ground  $C_g$  which attenuates the input voltage by a factor  $C_i/(C_i + C_g)$ . In slave mode, a minimum of 200 mV (RMS) is needed.



In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (Figure 49), with an amplitude between 200 mV (RMS) and 1000 mV (RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTALOUT pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in <u>Figure 50</u> and in <u>Table 30</u> and <u>Table 31</u>. Since the feedback resistance is integrated on chip, only a crystal and the capacitances  $C_{X1}$  and  $C_{X2}$  need to be connected externally in case of

32-bit ARM Cortex-M0 microcontroller

### 13. Package outline



#### Fig 54. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.

LPC111X

### 103 of 127

32-bit ARM Cortex-M0 microcontroller



#### Fig 57. Package outline SOT117-1 (DIP28)

32-bit ARM Cortex-M0 microcontroller



#### Fig 60. Package outline SOT313-2 (LQFP48)

LPC111X Product data sheet © NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller



Fig 62. Package outline TFBGA48 (SOT1155-2)

All information provided in this document is subject to legal disclaimers.

### 32-bit ARM Cortex-M0 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes				
Modifications:	BOD level 0 for	reset added in Table 15.	-					
LPC111X v.7.4	20120730	Product data sheet	-	LPC111X v.7.3				
Modifications:	<ul> <li>Function SSEL1 added to pin PIO2_0 in Figure 6 "LPC1100XL series pin configuration HVQFN33" and Table 11 "LPC1100XL series: LPC1111/12/13/14 pin description table (HVQFN33 package)".</li> <li>BOD level 0 for reset and interrupt removed</li> </ul>							
LPC111X v.7.3	20120706	20120706 Product data sheet - I PC111X v.7.2						
Modifications:	Corrected p     Table 6 and	<ul> <li>Corrected pinout for part LPC1112FHN24/202. Pin XTALOUT replaced by V<sub>DD</sub>. See Table 6 and Figure 10.</li> </ul>						
LPC111X v.7.2	20120604	Product data sheet	-	LPC111X v.7.1				
Modifications:	<ul> <li>For parameters I<sub>OL</sub>, V<sub>OL</sub>, I<sub>OH</sub>, V<sub>OH</sub>, changed conditions to 1.8 V ≤ V<sub>DD</sub> &lt; 2.5 V and 2.5 V ≤ V<sub>DD</sub> ≤ 3.6 V in Table 13).</li> <li>Capture-clear feature added to general-purpose counter/timers (see Section 7.12; LPC1100XL series only).</li> <li>Figure 47 updated for parts with configurable open-drain mode.</li> <li>Added Section 9.5 "CoreMark data"</li> <li>Added LPC1100L series part (LPC1112FHN24/202).</li> <li>WDOSe fragmency range operated</li> </ul>							
LPC111X v.7.1	20120401	Product data sheet	-	LPC111X v.7				
Modifications:	Added HVG	QFN33 (5x5) reflow solde	ring information.					
LPC111X v.7	20120301	Product data sheet	-	LPC1110_11_12_13_14 v.6				
Modifications:	LPC1100XL LPC1112FF LPC1113FF LPC1114FF LPC1114FF	_ series parts added (LP( IN33/103, LPC1112FHN IN33/203, LPC1113FHN IN33/203, LPC1114FHN 3D48/333, LPC1114FHN	C1111FHN33/103, 33/203, LPC1112F 33/303, LPC1114F 33/303, LPC1114F 33/303, LPC1114F 33/333, LPC1115F	LPC1111FHN33/203, FHI33/203, LPC1113FBD48/303, FBD48/303, FHI33/303, LPC1114FBD48/323, FBD48/303).				
LPC1110_11_12_13_14 v.6	20111102	Product data sheet	-	LPC1111_12_13_14 v.5				
Modifications:	<ul> <li>Parts LPC1112FHI33/202 and LPC1114FHI33/302 added.</li> <li>Parts LPC1112FDH28/102, LPC1114FDH28/102, LPC1114FN28/102, LPC1112FDH20/102, LPC1110FD20, LPC1111FDH20/002, LPC1112FD20/102 added.</li> </ul>							
LPC1111_12_13_14 v.5	20110622	Product data sheet	-	LPC1111_12_13_14 v.4				
iviounications.	<ul> <li>ADC sampling frequency corrected in Table 7 (Table note 7).</li> <li>Pull-up level specified in Table 3 to Table 4 and Section 7.7.1.</li> <li>Parameter T<sub>cy(clk)</sub> corrected on Table 17.</li> <li>WWDT for parts LPC111x/102/202/302 added in Section 2 and Section 7.15.</li> <li>Programmable open-drain mode for parts LPC111x/102/202/302 added in Section 2 and Section 7.12.</li> <li>Condition for parameter T<sub>stg</sub> in Table 5 updated.</li> <li>Table note 4 of Table 5 updated.</li> <li>Section 13 added.</li> </ul>							
LDC1111 12 12 14 v4	Removed P	LCC44 package informa	ition.	LDC1111 12 12 14 12				
LPG1111_12_13_14 V.4	20110210	Product data sheet	-	LPUTTT_12_13_14 V.3				

#### Table 34. Revision history ...continued

32-bit ARM Cortex-M0 microcontroller

## 18. Legal information

### 18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

32-bit ARM Cortex-M0 microcontroller

### 20. Contents

1	General description	1
2	Features and benefits	1
3	Applications	3
4	Ordering information	3
4.1	Ordering options	6
5	Block diagram	9
6	Pinning information	11
6.1	Pinning	11
6.2	Pin description	19
7	Functional description	45
7.1	ARM Cortex-M0 processor	45
7.2	On-chip flash program memory	45
7.3	On-chip SRAM	45
7.4	Memory map	45
7.5	Nested Vectored Interrupt Controller (NVIC) .	47
7.5.1	Features	47
7.5.2	Interrupt sources	48
7.6	IOCONFIG block	48
1.1	Fast general purpose parallel I/O	48
7.7.1		48 40
7.0 7.9.1		49 40
7.0.1	SPI serial I/O controller	+9 10
7.91	Features	49 49
7.10	l <sup>2</sup> C-bus serial I/O controller	50
7.10.1	Features	50
7.11	10-bit ADC	50
7.11.1	Features	50
7.12	General purpose external event	
	counter/timers	51
7.12.1	Features	51
7.13	System tick timer	51
7.14	Watchdog timer (LPC1100 series,	- 4
7 1 1 1	LPC111X/101/201/301)	
7.14.1	Windowed WatchDog Timer	51
7.15	(IPC1100L and IPC1100XL series)	52
7 15 1	Features	52
7.16	Clocking and power control	52
7.16.1	Crystal oscillators	52
7.16.1.1	Internal RC oscillator	53
7.16.1.2	System oscillator	53
7.16.1.3	Watchdog oscillator	54
7.16.2	System PLL	54
7.16.3	Clock output	54
7.16.4	Wake-up process	54
7.16.5	Power control	54

7.16.5.1	Power profiles (LPC1100L and LPC1100XL	
	series only)	54
7.16.5.2	Sleep mode	55
7.16.5.3	Deep-sleep mode	55
7.16.5.4	Deep power-down mode	55
7.17	System control	55
7.17.1	Start logic	55
7.17.2	Reset	56
7.17.3	Brownout detection	56
7.17.4	Code security (Code Read Protection - CRP)	56
7.17.5	APB interface	57
7.17.6		57
7.17.7	External interrupt inputs	57
7.18	Emulation and debugging	57
8	Limiting values	58
9	Thermal characteristics	59
10	Static characteristics	61
10.1	LPC1100, LPC1100L series	61
10.2	LPC1100XL series	65
10.3	ADC static characteristics	69
10.4	BOD static characteristics	71
10.5	Power consumption LPC1100 series	
	(LPC111x/101/201/301)	72
10.6	Power consumption LPC1100L series	
	(LPC111x/002/102/202/302)	75
10.7	Power consumption LPC1100XL series	
	(LPC111x/103/203/303/323/333)	78
10.8	CoreMark data	82
10.9	Peripheral power consumption	84
10.10	Electrical pin characteristics	85
11	Dynamic characteristics	88
11.1	Power-up ramp conditions	88
11.2	Flash memory	88
11.3	External clock	89
11.4	Internal oscillators	90
11.5	I/O pins	92
11.6	l <sup>2</sup> C-bus	93
11.7	SPI interfaces	94
12	Application information	97
12.1	ADC usage notes	97
12.2	Use of ADC input trigger signals	97
12.3	XTAL input	97
12.4	XTAL Printed Circuit Board (PCB) layout	
	guidelines	99
12.5	Standard I/O pad configuration	99
12.6	Reset pad configuration	100
12.7	ElectroMagnetic Compatibility (EMC)	101

continued >>