



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                  |
| Core Processor             | e200z0h                                                                                                                                                   |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 48MHz                                                                                                                                                     |
| Connectivity               | CANbus, I <sup>2</sup> C, LINbus, SCI, SPI                                                                                                                |
| Peripherals                | DMA, POR, PWM, WDT                                                                                                                                        |
| Number of I/O              | 149                                                                                                                                                       |
| Program Memory Size        | 768KB (768K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | 64K x 8                                                                                                                                                   |
| RAM Size                   | 64K x 8                                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                 |
| Data Converters            | A/D 29x10b, 5x12b                                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 176-LQFP                                                                                                                                                  |
| Supplier Device Package    | 176-LQFP (24x24)                                                                                                                                          |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/ppc5605bclu48">https://www.e-xfl.com/product-detail/nxp-semiconductors/ppc5605bclu48</a> |

# Table of Contents

|       |                                                 |    |                                                                                |     |
|-------|-------------------------------------------------|----|--------------------------------------------------------------------------------|-----|
| 1     | Introduction                                    | 3  | 4.10.1 Program/erase characteristics                                           | 62  |
| 1.1   | Document overview                               | 3  | 4.10.2 Flash power supply DC characteristics                                   | 63  |
| 1.2   | Description                                     | 3  | 4.10.3 Start-up/Switch-off timings                                             | 64  |
| 2     | Block diagram                                   | 5  | 4.11 Electromagnetic compatibility (EMC) characteristics                       | 64  |
| 3     | Package pinouts and signal descriptions         | 8  | 4.11.1 Designing hardened software to avoid noise problems                     | 64  |
| 3.1   | Package pinouts                                 | 8  | 4.11.2 Electromagnetic interference (EMI)                                      | 65  |
| 3.2   | Pad configuration during reset phases           | 12 | 4.11.3 Absolute maximum ratings (electrical sensitivity)                       | 65  |
| 3.3   | Pad configuration during standby mode exit      | 13 | 4.12 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics | 66  |
| 3.4   | Voltage supply pins                             | 13 | 4.13 Slow external crystal oscillator (32 kHz) electrical characteristics      | 69  |
| 3.5   | Pad types                                       | 14 | 4.14 FMPLL electrical characteristics                                          | 71  |
| 3.6   | System pins                                     | 14 | 4.15 Fast internal RC oscillator (16 MHz) electrical characteristics           | 72  |
| 3.7   | Functional port pins                            | 15 | 4.16 Slow internal RC oscillator (128 kHz) electrical characteristics          | 73  |
| 3.8   | Nexus 2+ pins                                   | 34 | 4.17 ADC electrical characteristics                                            | 74  |
| 4     | Electrical characteristics                      | 35 | 4.17.1 Introduction                                                            | 74  |
| 4.1   | Parameter classification                        | 35 | 4.17.2 Input impedance and ADC accuracy                                        | 75  |
| 4.2   | NVUSRO register                                 | 35 | 4.17.3 ADC electrical characteristics                                          | 80  |
| 4.2.1 | NVUSRO[PAD3V5V] field description               | 35 | 4.18 On-chip peripherals                                                       | 85  |
| 4.2.2 | NVUSRO[OSCILLATOR_MARGIN] field description     | 36 | 4.18.1 Current consumption                                                     | 85  |
| 4.2.3 | NVUSRO[WATCHDOG_EN] field description           | 36 | 4.18.2 DSPI characteristics                                                    | 87  |
| 4.3   | Absolute maximum ratings                        | 36 | 4.18.3 Nexus characteristics                                                   | 93  |
| 4.4   | Recommended operating conditions                | 37 | 4.18.4 JTAG characteristics                                                    | 94  |
| 4.5   | Thermal characteristics                         | 40 | 5 Package characteristics                                                      | 96  |
| 4.5.1 | External ballast resistor recommendations       | 40 | 5.1 Package mechanical data                                                    | 96  |
| 4.5.2 | Package thermal characteristics                 | 40 | 5.1.1 176 LQFP                                                                 | 96  |
| 4.5.3 | Power considerations                            | 41 | 5.1.2 144 LQFP                                                                 | 100 |
| 4.6   | I/O pad electrical characteristics              | 42 | 5.1.3 100 LQFP                                                                 | 102 |
| 4.6.1 | I/O pad types                                   | 42 | 5.1.4 208 MAPBGA                                                               | 105 |
| 4.6.2 | I/O input DC characteristics                    | 42 | 6 Ordering information                                                         | 107 |
| 4.6.3 | I/O output DC characteristics                   | 43 | Appendix A Abbreviations                                                       | 108 |
| 4.6.4 | Output pin transition times                     | 46 | 7 Revision history                                                             | 109 |
| 4.6.5 | I/O pad current specification                   | 46 |                                                                                |     |
| 4.7   | RESET electrical characteristics                | 54 |                                                                                |     |
| 4.8   | Power management electrical characteristics     | 57 |                                                                                |     |
| 4.8.1 | Voltage regulator electrical characteristics    | 57 |                                                                                |     |
| 4.8.2 | Low voltage detector electrical characteristics | 59 |                                                                                |     |
| 4.9   | Power consumption                               | 60 |                                                                                |     |
| 4.10  | Flash memory electrical characteristics         | 62 |                                                                                |     |

## 2 Block diagram

Figure 1 shows a top-level block diagram of the MPC5607B.




Figure 1. MPC5607B block diagram

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR     | Alternate function <sup>1</sup>         | Function                                                                   | Peripheral                                                | I/O direction <sup>2</sup>        | Pad type | RESET configuration <sup>3</sup> | Pin number |          |          |                          |
|----------|---------|-----------------------------------------|----------------------------------------------------------------------------|-----------------------------------------------------------|-----------------------------------|----------|----------------------------------|------------|----------|----------|--------------------------|
|          |         |                                         |                                                                            |                                                           |                                   |          |                                  | 100 LQFP   | 144 LQFP | 176 LQFP | 208 MAP BGA <sup>4</sup> |
| PC[11]   | PCR[43] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[43]<br>—<br>—<br>MA[2]<br>WKPU[5] <sup>5</sup><br>CAN1RX<br>CAN4RX    | SIUL<br>—<br>—<br>ADC_0<br>WKPU<br>FlexCAN_1<br>FlexCAN_4 | I/O<br>—<br>—<br>O<br>I<br>I<br>I | S        | Tristate                         | 21         | 27       | 35       | M4                       |
| PC[12]   | PCR[44] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—      | GPIO[44]<br>E0UC[12]<br>—<br>—<br>EIRQ[19]<br>SIN_2                        | SIUL<br>eMIOS_0<br>—<br>—<br>SIUL<br>DSPI_2               | I/O<br>I/O<br>—<br>—<br>I<br>I    | M        | Tristate                         | 97         | 141      | 173      | B4                       |
| PC[13]   | PCR[45] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[45]<br>E0UC[13]<br>SOUT_2<br>—                                        | SIUL<br>eMIOS_0<br>DSPI_2<br>—                            | I/O<br>I/O<br>O<br>—              | S        | Tristate                         | 98         | 142      | 174      | A2                       |
| PC[14]   | PCR[46] | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[46]<br>E0UC[14]<br>SCK_2<br>—<br>EIRQ[8]                              | SIUL<br>eMIOS_0<br>DSPI_2<br>—<br>SIUL                    | I/O<br>I/O<br>I/O<br>—<br>I       | S        | Tristate                         | 3          | 3        | 3        | C1                       |
| PC[15]   | PCR[47] | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[47]<br>E0UC[15]<br>CS0_2<br>—<br>EIRQ[20]                             | SIUL<br>eMIOS_0<br>DSPI_2<br>—<br>SIUL                    | I/O<br>I/O<br>I/O<br>—<br>I       | M        | Tristate                         | 4          | 4        | 4        | D3                       |
| Port D   |         |                                         |                                                                            |                                                           |                                   |          |                                  |            |          |          |                          |
| PD[0]    | PCR[48] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[48]<br>—<br>—<br>—<br>WKPU[27] <sup>5</sup><br>ADC0_P[4]<br>ADC1_P[4] | SIUL<br>—<br>—<br>—<br>WKPU<br>ADC_0<br>ADC_1             | I<br>—<br>—<br>—<br>I<br>I<br>I   | I        | Tristate                         | 41         | 63       | 77       | P12                      |
| PD[1]    | PCR[49] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[49]<br>—<br>—<br>—<br>WKPU[28] <sup>5</sup><br>ADC0_P[5]<br>ADC1_P[5] | SIUL<br>—<br>—<br>—<br>WKPU<br>ADC_0<br>ADC_1             | I<br>—<br>—<br>—<br>I<br>I<br>I   | I        | Tristate                         | 42         | 64       | 78       | T12                      |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR     | Alternate function <sup>1</sup>         | Function                                                                       | Peripheral                                                       | I/O direction <sup>2</sup>          | Pad type | RESET configuration <sup>3</sup> | Pin number |          |          |                          |
|----------|---------|-----------------------------------------|--------------------------------------------------------------------------------|------------------------------------------------------------------|-------------------------------------|----------|----------------------------------|------------|----------|----------|--------------------------|
|          |         |                                         |                                                                                |                                                                  |                                     |          |                                  | 100 LQFP   | 144 LQFP | 176 LQFP | 208 MAP BGA <sup>4</sup> |
| PF[8]    | PCR[88] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[88]<br>CAN3TX<br>CS4_0<br>CAN2TX                                          | SIUL<br>FlexCAN_3<br>DSPI_0<br>FlexCAN_2                         | I/O<br>O<br>O<br>O                  | M        | Tristate                         | —          | 34       | 42       | P1                       |
| PF[9]    | PCR[89] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[89]<br>E1UC[1]<br>CS5_0<br>—<br>WKPU[22] <sup>5</sup><br>CAN2RX<br>CAN3RX | SIUL<br>eMIOS_1<br>DSPI_0<br>—<br>WKPU<br>FlexCAN_2<br>FlexCAN_3 | I/O<br>I/O<br>O<br>—<br>I<br>I<br>I | S        | Tristate                         | —          | 33       | 41       | N2                       |
| PF[10]   | PCR[90] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[90]<br>CS1_0<br>LIN4TX<br>E1UC[2]                                         | SIUL<br>DSPI_0<br>LINFlex_4<br>eMIOS_1                           | I/O<br>O<br>O<br>I/O                | M        | Tristate                         | —          | 38       | 46       | R3                       |
| PF[11]   | PCR[91] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—      | GPIO[91]<br>CS2_0<br>E1UC[3]<br>—<br>WKPU[15] <sup>5</sup><br>LIN4RX           | SIUL<br>DSPI_0<br>eMIOS_1<br>—<br>WKPU<br>LINFlex_4              | I/O<br>O<br>I/O<br>—<br>I<br>I      | S        | Tristate                         | —          | 39       | 47       | R4                       |
| PF[12]   | PCR[92] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[92]<br>E1UC[25]<br>LIN5TX<br>—                                            | SIUL<br>eMIOS_1<br>LINFlex_5<br>—                                | I/O<br>I/O<br>O<br>—                | M        | Tristate                         | —          | 35       | 43       | R1                       |
| PF[13]   | PCR[93] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—      | GPIO[93]<br>E1UC[26]<br>—<br>—<br>WKPU[16] <sup>5</sup><br>LIN5RX              | SIUL<br>eMIOS_1<br>—<br>—<br>WKPU<br>LINFlex_5                   | I/O<br>I/O<br>—<br>—<br>I<br>I      | S        | Tristate                         | —          | 41       | 49       | T6                       |
| PF[14]   | PCR[94] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[94]<br>CAN4TX<br>E1UC[27]<br>CAN1TX                                       | SIUL<br>FlexCAN_4<br>eMIOS_1<br>FlexCAN_1                        | I/O<br>O<br>I/O<br>O                | M        | Tristate                         | —          | 102      | 126      | D14                      |
| PF[15]   | PCR[95] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[95]<br>E1UC[4]<br>—<br>—<br>EIRQ[13]<br>CAN1RX<br>CAN4RX                  | SIUL<br>eMIOS_1<br>—<br>—<br>SIUL<br>FlexCAN_1<br>FlexCAN_4      | I/O<br>I/O<br>—<br>—<br>I<br>I<br>I | S        | Tristate                         | —          | 101      | 125      | E15                      |
| Port G   |         |                                         |                                                                                |                                                                  |                                     |          |                                  |            |          |          |                          |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR      | Alternate function <sup>1</sup>    | Function                                                                  | Peripheral                                           | I/O direction <sup>2</sup>       | Pad type | RESET configuration <sup>3</sup> | Pin number |          |          |                          |
|----------|----------|------------------------------------|---------------------------------------------------------------------------|------------------------------------------------------|----------------------------------|----------|----------------------------------|------------|----------|----------|--------------------------|
|          |          |                                    |                                                                           |                                                      |                                  |          |                                  | 100 LQFP   | 144 LQFP | 176 LQFP | 208 MAP BGA <sup>4</sup> |
| PG[0]    | PCR[96]  | AF0<br>AF1<br>AF2<br>AF3           | GPIO[96]<br>CAN5TX<br>E1UC[23]<br>—                                       | SIUL<br>FlexCAN_5<br>eMIOS_1<br>—                    | I/O<br>O<br>I/O<br>—             | M        | Tristate                         | —          | 98       | 122      | E14                      |
| PG[1]    | PCR[97]  | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[97]<br>—<br>E1UC[24]<br>—<br>EIRQ[14]<br>CAN5RX                      | SIUL<br>—<br>eMIOS_1<br>—<br>SIUL<br>FlexCAN_5       | I/O<br>—<br>I/O<br>—<br>I<br>I   | S        | Tristate                         | —          | 97       | 121      | E13                      |
| PG[2]    | PCR[98]  | AF0<br>AF1<br>AF2<br>AF3           | GPIO[98]<br>E1UC[11]<br>SOUT_3<br>—                                       | SIUL<br>eMIOS_1<br>DSPI_3<br>—                       | I/O<br>I/O<br>O<br>—             | M        | Tristate                         | —          | 8        | 16       | E4                       |
| PG[3]    | PCR[99]  | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[99]<br>E1UC[12]<br>CS0_3<br>—<br>WKPU[17] <sup>5</sup>               | SIUL<br>eMIOS_1<br>DSPI_3<br>—<br>WKPU               | I/O<br>I/O<br>I/O<br>—<br>I      | S        | Tristate                         | —          | 7        | 15       | E3                       |
| PG[4]    | PCR[100] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[100]<br>E1UC[13]<br>SCK_3<br>—                                       | SIUL<br>eMIOS_1<br>DSPI_3<br>—                       | I/O<br>I/O<br>I/O<br>—           | M        | Tristate                         | —          | 6        | 14       | E1                       |
| PG[5]    | PCR[101] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[101]<br>E1UC[14]<br>—<br>—<br>WKPU[18] <sup>5</sup><br>SIN_3         | SIUL<br>eMIOS_1<br>—<br>—<br>WKPU<br>DSPI_3          | I/O<br>I/O<br>—<br>—<br>I<br>I   | S        | Tristate                         | —          | 5        | 13       | E2                       |
| PG[6]    | PCR[102] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[102]<br>E1UC[15]<br>LIN6TX<br>—                                      | SIUL<br>eMIOS_1<br>LINFlex_6<br>—                    | I/O<br>I/O<br>O<br>—             | M        | Tristate                         | —          | 30       | 38       | M2                       |
| PG[7]    | PCR[103] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[103]<br>E1UC[16]<br>E1UC[30]<br>—<br>WKPU[20] <sup>5</sup><br>LIN6RX | SIUL<br>eMIOS_1<br>eMIOS_1<br>—<br>WKPU<br>LINFlex_6 | I/O<br>I/O<br>I/O<br>—<br>I<br>I | S        | Tristate                         | —          | 29       | 37       | M1                       |

Table 5. Functional port pin descriptions (continued)

| Port pin | PCR      | Alternate function <sup>1</sup>    | Function                                        | Peripheral                             | I/O direction <sup>2</sup>   | Pad type | RESET configuration <sup>3</sup> | Pin number |          |          |                          |
|----------|----------|------------------------------------|-------------------------------------------------|----------------------------------------|------------------------------|----------|----------------------------------|------------|----------|----------|--------------------------|
|          |          |                                    |                                                 |                                        |                              |          |                                  | 100 LQFP   | 144 LQFP | 176 LQFP | 208 MAP BGA <sup>4</sup> |
| PI[4]    | PCR[132] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[132]<br>E1UC[28]<br>SOUT_4<br>—            | SIUL<br>eMIOS_1<br>DSPI_4<br>—         | I/O<br>I/O<br>O<br>—         | S        | Tristate                         | —          | —        | 143      | A12                      |
| PI[5]    | PCR[133] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[133]<br>E1UC[29]<br>SCK_4<br>—             | SIUL<br>eMIOS_1<br>DSPI_4<br>—         | I/O<br>I/O<br>I/O<br>—       | S        | Tristate                         | —          | —        | 142      | C12                      |
| PI[6]    | PCR[134] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[134]<br>E1UC[30]<br>CS0_4<br>—             | SIUL<br>eMIOS_1<br>DSPI_4<br>—         | I/O<br>I/O<br>I/O<br>—       | S        | Tristate                         | —          | —        | 11       | D2                       |
| PI[7]    | PCR[135] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[135]<br>E1UC[31]<br>CS1_4<br>—             | SIUL<br>eMIOS_1<br>DSPI_4<br>—         | I/O<br>I/O<br>O<br>—         | S        | Tristate                         | —          | —        | 12       | D3                       |
| PI[8]    | PCR[136] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[136]<br>—<br>—<br>—<br>ADC0_S[16]          | SIUL<br>—<br>—<br>—<br>ADC_0           | I/O<br>—<br>—<br>—<br>I      | J        | Tristate                         | —          | —        | 108      | J13                      |
| PI[9]    | PCR[137] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[137]<br>—<br>—<br>—<br>ADC0_S[17]          | SIUL<br>—<br>—<br>—<br>ADC_0           | I/O<br>—<br>—<br>—<br>I      | J        | Tristate                         | —          | —        | 109      | J14                      |
| PI[10]   | PCR[138] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[138]<br>—<br>—<br>—<br>ADC0_S[18]          | SIUL<br>—<br>—<br>—<br>ADC_0           | I/O<br>—<br>—<br>—<br>I      | J        | Tristate                         | —          | —        | 110      | J15                      |
| PI[11]   | PCR[139] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[139]<br>—<br>—<br>—<br>ADC0_S[19]<br>SIN_3 | SIUL<br>—<br>—<br>—<br>ADC_0<br>DSPI_3 | I/O<br>—<br>—<br>—<br>I<br>I | J        | Tristate                         | —          | —        | 111      | J16                      |
| PI[12]   | PCR[140] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[140]<br>CS0_3<br>—<br>—<br>ADC0_S[20]      | SIUL<br>DSPI_3<br>—<br>—<br>ADC_0      | I/O<br>I/O<br>—<br>—<br>I    | J        | Tristate                         | —          | —        | 112      | G14                      |

Table 12. Recommended operating conditions (3.3 V) (continued)

| Symbol             |    | Parameter                                                                                   | Conditions                   | Value            |                | Unit       |
|--------------------|----|---------------------------------------------------------------------------------------------|------------------------------|------------------|----------------|------------|
|                    |    |                                                                                             |                              | Min              | Max            |            |
| $V_{SS\_ADC}$      | SR | Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground ( $V_{SS}$ ) | —                            | $V_{SS} - 0.1$   | $V_{SS} + 0.1$ | V          |
| $V_{DD\_ADC}^4$    | SR | Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground ( $V_{SS}$ )     | —                            | 3.0 <sup>5</sup> | 3.6            | V          |
|                    |    |                                                                                             | Relative to $V_{DD}$         | $V_{DD} - 0.1$   | $V_{DD} + 0.1$ |            |
| $V_{IN}$           | SR | Voltage on any GPIO pin with respect to ground ( $V_{SS}$ )                                 | —                            | $V_{SS} - 0.1$   | —              | V          |
|                    |    |                                                                                             | Relative to $V_{DD}$         | —                | $V_{DD} + 0.1$ |            |
| $I_{INPAD}$        | SR | Injected input current on any pin during overload condition                                 | —                            | -5               | 5              | mA         |
| $I_{INJSUM}$       | SR | Absolute sum of all injected input currents during overload condition                       | —                            | -50              | 50             |            |
| $TV_{DD}$          | SR | $V_{DD}$ slope to ensure correct power up <sup>6</sup>                                      | —                            | —                | 0.25           | V/ $\mu$ s |
| $T_A$ C-Grade Part | SR | Ambient temperature under bias                                                              | $f_{CPU} < 64 \text{ MHz}^7$ | -40              | 85             | °C         |
| $T_J$ C-Grade Part | SR | Junction temperature under bias                                                             | —                            | -40              | 110            |            |
| $T_A$ V-Grade Part | SR | Ambient temperature under bias                                                              | $f_{CPU} < 64 \text{ MHz}^7$ | -40              | 105            |            |
| $T_J$ V-Grade Part | SR | Junction temperature under bias                                                             | —                            | -40              | 130            |            |
| $T_A$ M-Grade Part | SR | Ambient temperature under bias                                                              | $f_{CPU} < 64 \text{ MHz}^7$ | -40              | 125            |            |
| $T_J$ M-Grade Part | SR | Junction temperature under bias                                                             | —                            | -40              | 150            |            |

<sup>1</sup> 100 nF capacitance needs to be provided between each  $V_{DD}/V_{SS}$  pair.

<sup>2</sup> 330 nF capacitance needs to be provided between each  $V_{DD\_LV}/V_{SS\_LV}$  supply pair.

<sup>3</sup> 470 nF capacitance needs to be provided between  $V_{DD\_BV}$  and the nearest  $V_{SS\_LV}$  (higher value may be needed depending on external regulator characteristics). Supply ramp slope on  $V_{DD\_BV}$  should always be faster or equal to slope of  $V_{DD\_HV}$ . Otherwise, device may enter regulator bypass mode if slope on  $V_{DD\_BV}$  is slower.

<sup>4</sup> 100 nF capacitance needs to be provided between  $V_{DD\_ADC}/V_{SS\_ADC}$  pair.

<sup>5</sup> Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below  $V_{LVDHVL}$ , device is reset.

<sup>6</sup> Guaranteed by device validation

<sup>7</sup> This frequency includes the 4% frequency modulation guardband.

Table 13. Recommended operating conditions (5.0 V)

| Symbol         |    | Parameter                                                                               | Conditions                | Value          |                | Unit |
|----------------|----|-----------------------------------------------------------------------------------------|---------------------------|----------------|----------------|------|
|                |    |                                                                                         |                           | Min            | Max            |      |
| $V_{SS}$       | SR | Digital ground on VSS_HV pins                                                           | —                         | 0              | 0              | V    |
| $V_{DD}^1$     | SR | Voltage on VDD_HV pins with respect to ground ( $V_{SS}$ )                              | —                         | 4.5            | 5.5            | V    |
|                |    |                                                                                         | Voltage drop <sup>2</sup> | 3.0            | 5.5            |      |
| $V_{SS\_LV}^3$ | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground ( $V_{SS}$ ) | —                         | $V_{SS} - 0.1$ | $V_{SS} + 0.1$ | V    |

Table 13. Recommended operating conditions (5.0 V) (continued)

| Symbol                     |    | Parameter                                                                                   | Conditions                              | Value          |                | Unit       |
|----------------------------|----|---------------------------------------------------------------------------------------------|-----------------------------------------|----------------|----------------|------------|
|                            |    |                                                                                             |                                         | Min            | Max            |            |
| $V_{DD\_BV}$ <sup>4</sup>  | SR | Voltage on VDD_BV pin (regulator supply) with respect to ground ( $V_{SS}$ )                | —                                       | 4.5            | 5.5            | V          |
|                            |    |                                                                                             | Voltage drop <sup>2</sup>               | 3.0            | 5.5            |            |
|                            |    |                                                                                             | Relative to $V_{DD}$                    | 3.0            | $V_{DD} + 0.1$ |            |
| $V_{SS\_ADC}$              | SR | Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground ( $V_{SS}$ ) | —                                       | $V_{SS} - 0.1$ | $V_{SS} + 0.1$ | V          |
| $V_{DD\_ADC}$ <sup>5</sup> | SR | Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground ( $V_{SS}$ )     | —                                       | 4.5            | 5.5            | V          |
|                            |    |                                                                                             | Voltage drop <sup>2</sup>               | 3.0            | 5.5            |            |
|                            |    |                                                                                             | Relative to $V_{DD}$                    | $V_{DD} - 0.1$ | $V_{DD} + 0.1$ |            |
| $V_{IN}$                   | SR | Voltage on any GPIO pin with respect to ground ( $V_{SS}$ )                                 | —                                       | $V_{SS} - 0.1$ | —              | V          |
|                            |    |                                                                                             | Relative to $V_{DD}$                    | —              | $V_{DD} + 0.1$ |            |
| $I_{INJPAD}$               | SR | Injected input current on any pin during overload condition                                 | —                                       | –5             | 5              | mA         |
| $I_{INJSUM}$               | SR | Absolute sum of all injected input currents during overload condition                       | —                                       | –50            | 50             |            |
| $TV_{DD}$                  | SR | $V_{DD}$ slope to ensure correct power up <sup>6</sup>                                      | —                                       | —              | 0.25           | V/ $\mu$ s |
| $T_A$ C-Grade Part         | SR | Ambient temperature under bias                                                              | $f_{CPU} < 64 \text{ MHz}$ <sup>7</sup> | –40            | 85             | °C         |
| $T_J$ C-Grade Part         | SR | Junction temperature under bias                                                             | —                                       | –40            | 110            |            |
| $T_A$ V-Grade Part         | SR | Ambient temperature under bias                                                              | $f_{CPU} < 64 \text{ MHz}$ <sup>7</sup> | –40            | 105            |            |
| $T_J$ V-Grade Part         | SR | Junction temperature under bias                                                             | —                                       | –40            | 130            |            |
| $T_A$ M-Grade Part         | SR | Ambient temperature under bias                                                              | $f_{CPU} < 64 \text{ MHz}$ <sup>7</sup> | –40            | 125            |            |
| $T_J$ M-Grade Part         | SR | Junction temperature under bias                                                             | —                                       | –40            | 150            |            |

<sup>1</sup> 100 nF capacitance needs to be provided between each  $V_{DD}/V_{SS}$  pair.

<sup>2</sup> Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

<sup>3</sup> 330 nF capacitance needs to be provided between each  $V_{DD\_LV}/V_{SS\_LV}$  supply pair.

<sup>4</sup> 470 nF capacitance needs to be provided between  $V_{DD\_BV}$  and the nearest  $V_{SS\_LV}$  (higher value may be needed depending on external regulator characteristics). While the supply voltage ramps up, the slope on  $V_{DD\_BV}$  should be less than  $0.9V_{DD\_HV}$  in order to ensure the device does not enter regulator bypass mode.

<sup>5</sup> 100 nF capacitance needs to be provided between  $V_{DD\_ADC}/V_{SS\_ADC}$  pair.

<sup>6</sup> Guaranteed by device validation. Please refer to [Section 4.5.1, “External ballast resistor recommendations](#) for minimum  $V_{DD}$  slope to be guaranteed to ensure correct power up in case of external resistor usage.

<sup>7</sup> This frequency includes the 4% frequency modulation guardband.

## NOTE

RAM data retention is guaranteed with  $V_{DD\_LV}$  not below 1.08 V.

Table 15. I/O input DC electrical characteristics

| Symbol                        | C  | Parameter | Conditions <sup>1</sup>                               | Value                   |     |                       | Unit |
|-------------------------------|----|-----------|-------------------------------------------------------|-------------------------|-----|-----------------------|------|
|                               |    |           |                                                       | Min                     | Typ | Max                   |      |
| V <sub>IH</sub>               | SR | P         | Input high level CMOS (Schmitt Trigger)               | —                       | —   | V <sub>DD</sub> + 0.4 | V    |
| V <sub>IL</sub>               | SR | P         | Input low level CMOS (Schmitt Trigger)                | —                       | —   | 0.35V <sub>DD</sub>   |      |
| V <sub>HYS</sub>              | CC | C         | Input hysteresis CMOS (Schmitt Trigger)               | —                       | —   | —                     |      |
| I <sub>LKG</sub>              | CC | D         | Digital input leakage<br>No injection on adjacent pin | T <sub>A</sub> = -40 °C | —   | 2                     | 200  |
|                               |    |           |                                                       | T <sub>A</sub> = 25 °C  | —   | 2                     | 200  |
|                               |    |           |                                                       | T <sub>A</sub> = 85 °C  | —   | 5                     | 300  |
|                               |    |           |                                                       | T <sub>A</sub> = 105 °C | —   | 12                    | 500  |
|                               |    |           |                                                       | T <sub>A</sub> = 125 °C | —   | 70                    | 1000 |
| W <sub>FI</sub> <sup>2</sup>  | SR | P         | Wakeup input filtered pulse                           | —                       | —   | 40                    | ns   |
| W <sub>NFI</sub> <sup>2</sup> | SR | P         | Wakeup input not filtered pulse                       | —                       | —   | —                     | ns   |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

### 4.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- Table 16 provides weak pull figures. Both pull-up and pull-down resistances are supported.
- Table 17 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 18 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 19 provides output driver characteristics for I/O pads when in FAST configuration.

Table 16. I/O pull-up/pull-down DC electrical characteristics

| Symbol           | C  | Parameter | Conditions <sup>1</sup>                                           | Value                                                                            |     |     | Unit |
|------------------|----|-----------|-------------------------------------------------------------------|----------------------------------------------------------------------------------|-----|-----|------|
|                  |    |           |                                                                   | Min                                                                              | Typ | Max |      |
| I <sub>WPU</sub> | CC | P         | Weak pull-up current absolute value                               | V <sub>IN</sub> = V <sub>IL</sub> , V <sub>DD</sub> = 5.0 V ± 10%<br>PAD3V5V = 0 | 10  | —   | 150  |
|                  |    |           |                                                                   | PAD3V5V = 1 <sup>2</sup>                                                         | 10  | —   | 250  |
|                  |    | P         | V <sub>IN</sub> = V <sub>IL</sub> , V <sub>DD</sub> = 3.3 V ± 10% | PAD3V5V = 1                                                                      | 10  | —   | 150  |
| I <sub>WPD</sub> | CC | P         | Weak pull-down current absolute value                             | V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 5.0 V ± 10%<br>PAD3V5V = 0 | 10  | —   | 150  |
|                  |    |           |                                                                   | PAD3V5V = 1                                                                      | 10  | —   | 250  |
|                  |    | P         | V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 3.3 V ± 10% | PAD3V5V = 1                                                                      | 10  | —   | 150  |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

<sup>2</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 22. I/O consumption (continued)

| Symbol              |    | C | Parameter                                                 | Conditions <sup>1</sup>                    |                                               | Value |     |     | Unit |
|---------------------|----|---|-----------------------------------------------------------|--------------------------------------------|-----------------------------------------------|-------|-----|-----|------|
|                     |    |   |                                                           |                                            |                                               | Min   | Typ | Max |      |
| I <sub>RMSFST</sub> | CC | D | Root mean square I/O current for FAST configuration       | C <sub>L</sub> = 25 pF, 40 MHz             | V <sub>DD</sub> = 5.0 V ± 10%,<br>PAD3V5V = 0 | —     | —   | 22  | mA   |
|                     |    |   |                                                           | C <sub>L</sub> = 25 pF, 64 MHz             |                                               | —     | —   | 33  |      |
|                     |    |   |                                                           | C <sub>L</sub> = 100 pF, 40 MHz            |                                               | —     | —   | 56  |      |
|                     |    |   |                                                           | C <sub>L</sub> = 25 pF, 40 MHz             | V <sub>DD</sub> = 3.3 V ± 10%,<br>PAD3V5V = 1 | —     | —   | 14  |      |
|                     |    |   |                                                           | C <sub>L</sub> = 25 pF, 64 MHz             |                                               | —     | —   | 20  |      |
|                     |    |   |                                                           | C <sub>L</sub> = 100 pF, 40 MHz            |                                               | —     | —   | 35  |      |
| I <sub>AVGSEG</sub> | SR | D | Sum of all the static I/O current within a supply segment | V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 |                                               | —     | —   | 70  | mA   |
|                     |    |   |                                                           | V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 |                                               | —     | —   | 65  |      |

<sup>1</sup>  $V_{DD} = 3.3\text{ V} \pm 10\%$  /  $5.0\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125\text{ }^\circ\text{C}$ , unless otherwise specified

<sup>2</sup> Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 23 provides the weight of concurrent switching I/Os.

Due to the dynamic current limitations, the sum of the weight of concurrent switching I/Os on a single segment must not exceed 100% to ensure device functionality.

Table 23. I/O weight<sup>1</sup>

| Supply segment |          |          | Pad    | 176 LQFP             |         |              |         | 144/100 LQFP |         |              |         |
|----------------|----------|----------|--------|----------------------|---------|--------------|---------|--------------|---------|--------------|---------|
|                |          |          |        | Weight 5 V           |         | Weight 3.3 V |         | Weight 5 V   |         | Weight 3.3 V |         |
| 176 LQFP       | 144 LQFP | 100 LQFP |        | SRC <sup>2</sup> = 0 | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0      | SRC = 1 |
| 6              | 4        | 4        | PB[3]  | 5%                   | —       | 6%           | —       | 13%          | —       | 15%          | —       |
|                |          |          | PC[9]  | 4%                   | —       | 5%           | —       | 13%          | —       | 15%          | —       |
|                |          |          | PC[14] | 4%                   | —       | 4%           | —       | 13%          | —       | 15%          | —       |
|                |          |          | PC[15] | 3%                   | 4%      | 4%           | 4%      | 12%          | 18%     | 15%          | 16%     |
|                | —        | —        | PJ[4]  | 3%                   | 4%      | 3%           | 3%      | —            | —       | —            | —       |

Table 23. I/O weight<sup>1</sup> (continued)


| Supply segment |          |          | Pad    | 176 LQFP             |         |              |         | 144/100 LQFP |         |              |         |
|----------------|----------|----------|--------|----------------------|---------|--------------|---------|--------------|---------|--------------|---------|
|                |          |          |        | Weight 5 V           |         | Weight 3.3 V |         | Weight 5 V   |         | Weight 3.3 V |         |
| 176 LQFP       | 144 LQFP | 100 LQFP |        | SRC <sup>2</sup> = 0 | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0      | SRC = 1 |
| 2              | 1        | —        | PG[9]  | 9%                   | —       | 10%          | —       | 9%           | —       | 10%          | —       |
|                |          | —        | PG[8]  | 9%                   | —       | 11%          | —       | 9%           | —       | 11%          | —       |
|                |          | 1        | PC[11] | 9%                   | —       | 11%          | —       | 9%           | —       | 11%          | —       |
|                |          |          | PC[10] | 9%                   | 13%     | 11%          | 12%     | 9%           | 13%     | 11%          | 12%     |
|                |          | —        | PG[7]  | 9%                   | —       | 11%          | —       | 9%           | —       | 11%          | —       |
|                |          | —        | PG[6]  | 10%                  | 14%     | 11%          | 12%     | 10%          | 14%     | 11%          | 12%     |
|                |          | 1        | PB[0]  | 10%                  | 14%     | 12%          | 12%     | 10%          | 14%     | 12%          | 12%     |
|                |          |          | PB[1]  | 10%                  | —       | 12%          | —       | 10%          | —       | 12%          | —       |
|                |          | —        | PF[9]  | 10%                  | —       | 12%          | —       | 10%          | —       | 12%          | —       |
|                |          | —        | PF[8]  | 10%                  | 14%     | 12%          | 13%     | 10%          | 14%     | 12%          | 13%     |
|                |          | —        | PF[12] | 10%                  | 15%     | 12%          | 13%     | 10%          | 15%     | 12%          | 13%     |
|                |          | 1        | PC[6]  | 10%                  | —       | 12%          | —       | 10%          | —       | 12%          | —       |
|                |          |          | PC[7]  | 10%                  | —       | 12%          | —       | 10%          | —       | 12%          | —       |
|                |          | —        | PF[10] | 10%                  | 14%     | 11%          | 12%     | 10%          | 14%     | 11%          | 12%     |
|                |          | —        | PF[11] | 9%                   | —       | 11%          | —       | 9%           | —       | 11%          | —       |
|                |          | 1        | PA[15] | 8%                   | 12%     | 10%          | 10%     | 8%           | 12%     | 10%          | 10%     |
|                |          | —        | PF[13] | 8%                   | —       | 10%          | —       | 8%           | —       | 10%          | —       |
|                |          | 1        | PA[14] | 8%                   | 11%     | 9%           | 10%     | 8%           | 11%     | 9%           | 10%     |
|                |          |          | PA[4]  | 7%                   | —       | 9%           | —       | 7%           | —       | 9%           | —       |
|                |          |          | PA[13] | 7%                   | 10%     | 8%           | 9%      | 7%           | 10%     | 8%           | 9%      |
|                |          |          | PA[12] | 7%                   | —       | 8%           | —       | 7%           | —       | 8%           | —       |

## 4.8 Power management electrical characteristics

### 4.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage ballast supply  $V_{DD\_BV}$ . The regulator itself is supplied by the common I/O supply  $V_{DD}$ . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through  $V_{DD}$  power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through  $V_{DD\_BV}$  power pin. Voltage values should be aligned with  $V_{DD}$ .
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
  - LV\_CFLA: Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_DFLA: Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_PLL: Low voltage supply for FMPLL. It is shorted to LV\_COR through double bonding.



**Figure 9. Voltage regulator capacitance connection**

The internal voltage regulator requires external capacitance ( $C_{REGn}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Table 31. Flash power supply DC electrical characteristics

| Symbol              |    | Parameter                                                                                                          | Conditions <sup>1</sup>                                                           |            | Value |     |     | Unit |
|---------------------|----|--------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|------------|-------|-----|-----|------|
|                     |    |                                                                                                                    |                                                                                   |            | Min   | Typ | Max |      |
| I <sub>CFREAD</sub> | CC | Sum of the current consumption on V <sub>DD_HV</sub> and V <sub>DD_BV</sub> on read access                         | Flash module read<br>f <sub>CPU</sub> = 64 MHz                                    | Code Flash | —     | —   | 33  | mA   |
| I <sub>DFREAD</sub> |    |                                                                                                                    |                                                                                   | Data Flash | —     | —   | 33  |      |
| I <sub>CFMOD</sub>  | CC | Sum of the current consumption on V <sub>DD_HV</sub> and V <sub>DD_BV</sub> on matrix modification (program/erase) | Program/Erase on-going while reading Flash registers<br>f <sub>CPU</sub> = 64 MHz | Code Flash | —     | —   | 52  | mA   |
| I <sub>DFMOD</sub>  |    |                                                                                                                    |                                                                                   | Data Flash | —     | —   | 33  |      |
| I <sub>CFLPW</sub>  | CC | Sum of the current consumption on V <sub>DD_HV</sub> and V <sub>DD_BV</sub> during Flash low power mode            | —                                                                                 | Code Flash | —     | —   | 1.1 | mA   |
| I <sub>DFLPW</sub>  |    |                                                                                                                    |                                                                                   | Data Flash | —     | —   | 900 |      |
| I <sub>CFPWD</sub>  | CC | Sum of the current consumption on V <sub>DD_HV</sub> and V <sub>DD_BV</sub> during Flash power down mode           | —                                                                                 | Code Flash | —     | —   | 150 | μA   |
| I <sub>DFPWD</sub>  |    |                                                                                                                    |                                                                                   | Data Flash | —     | —   | 150 |      |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

### 4.10.3 Start-up/Switch-off timings

Table 32. Start-up time/Switch-off time

| Symbol                  | C  |   | Parameter                                       | Conditions <sup>1</sup> | Value |     |     | Unit |
|-------------------------|----|---|-------------------------------------------------|-------------------------|-------|-----|-----|------|
|                         |    |   |                                                 |                         | Min   | Typ | Max |      |
| t <sub>FLARSTEXIT</sub> | CC | T | Delay for Flash module to exit reset mode       | —                       | —     | —   | 125 | μs   |
| t <sub>FLALPEXIT</sub>  | CC | T | Delay for Flash module to exit low-power mode   | —                       | —     | —   | 0.5 |      |
| t <sub>FLAPDEXIT</sub>  | CC | T | Delay for Flash module to exit power-down mode  | —                       | —     | —   | 30  |      |
| t <sub>FLALPENTRY</sub> | CC | T | Delay for Flash module to enter low-power mode  | —                       | —     | —   | 0.5 |      |
| t <sub>FLAPDENTRY</sub> | CC | T | Delay for Flash module to enter power-down mode | —                       | —     | —   | 1.5 |      |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

## 4.11 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

### 4.11.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for the application.

- Software recommendations – The software flowchart must include the management of runaway conditions such as:
  - Corrupted program counter

## Electrical characteristics

- Unexpected reset
- Critical data corruption (control registers...)
- Prequalification trials – Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.  
To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

### 4.11.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC61967-1 standard, which specifies the general conditions for EMI measurements.

**Table 33. EMI radiated emission measurement<sup>1,2</sup>**

| Symbol             | C  | Parameter | Conditions                                                                                                                                                                     | Value                            |      |      | Unit    |
|--------------------|----|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------|------|---------|
|                    |    |           |                                                                                                                                                                                | Min                              | Typ  | Max  |         |
| —                  | SR | —         | Scan range                                                                                                                                                                     | —                                | —    | 1000 | MHz     |
| f <sub>CPU</sub>   | SR | —         | Operating frequency                                                                                                                                                            | —                                | 64   | —    | MHz     |
| V <sub>DD_LV</sub> | SR | —         | LV operating voltages                                                                                                                                                          | —                                | 1.28 | —    | V       |
| S <sub>EMI</sub>   | CC | T         | Peak level<br>V <sub>DD</sub> = 5 V, T <sub>A</sub> = 25 °C,<br>LQFP144 package<br>Test conforming to IEC<br>61967-2,<br>f <sub>OSC</sub> = 8 MHz/f <sub>CPU</sub> =<br>64 MHz | No PLL frequency<br>modulation   | —    | —    | 18 dBμV |
|                    |    |           |                                                                                                                                                                                | ± 2% PLL frequency<br>modulation | —    | —    | 14 dBμV |

<sup>1</sup> EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

<sup>2</sup> For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

### 4.11.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

#### 4.11.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts×(n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.




Figure 18. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_F$ ,  $C_{P1}$  and  $C_{P2}$  are initially charged at the source voltage  $V_A$  (refer to the equivalent circuit reported in Figure 17): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).




Figure 19. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:


1. A first and quick charge transfer from the internal capacitance  $C_{P1}$  and  $C_{P2}$  to the sampling capacitance  $C_S$  occurs ( $C_S$  is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which  $C_{P2}$  is reported in parallel to  $C_{P1}$  (call  $C_P = C_{P1} + C_{P2}$ ), the two capacitances  $C_P$  and  $C_S$  are in series, and the time constant is

## 4.18 On-chip peripherals

### 4.18.1 Current consumption

Table 46. On-chip peripherals current consumption<sup>1</sup>

| Symbol                              | C  | T | Parameter                                            | Conditions                                                                                                                                                                             |                                                                                                                                                                                                                      | Typical value <sup>2</sup>   | Unit |
|-------------------------------------|----|---|------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|------|
| I <sub>DD_BV(CAN)</sub>             | CC | T | CAN (FlexCAN) supply current on V <sub>DD_BV</sub>   | Bitrate: 500 Kbyte/s                                                                                                                                                                   | Total (static + dynamic) consumption: <ul style="list-style-type: none"><li>• FlexCAN in loop-back mode</li><li>• XTAL at 8 MHz used as CAN engine clock source</li><li>• Message sending period is 580 μs</li></ul> | 8 * f <sub>periph</sub> + 85 | μA   |
|                                     |    |   |                                                      | Bitrate: 125 Kbyte/s                                                                                                                                                                   |                                                                                                                                                                                                                      | 8 * f <sub>periph</sub> + 27 |      |
| I <sub>DD_BV(eMIOS)</sub>           | CC | T | eMIOS supply current on V <sub>DD_BV</sub>           | Static consumption: <ul style="list-style-type: none"><li>• eMIOS channel OFF</li><li>• Global prescaler enabled</li></ul>                                                             |                                                                                                                                                                                                                      | 29 * f <sub>periph</sub>     | μA   |
|                                     |    |   |                                                      | Dynamic consumption: <ul style="list-style-type: none"><li>• It does not change varying the frequency (0.003 mA)</li></ul>                                                             |                                                                                                                                                                                                                      | 3                            |      |
| I <sub>DD_BV(SCI)</sub>             | CC | T | SCI (LINFlex) supply current on V <sub>DD_BV</sub>   | Total (static + dynamic) consumption: <ul style="list-style-type: none"><li>• LIN mode</li><li>• Baudrate: 20 Kbyte/s</li></ul>                                                        |                                                                                                                                                                                                                      | 5 * f <sub>periph</sub> + 31 | μA   |
| I <sub>DD_BV(SPI)</sub>             | CC | T | SPI (DSPI) supply current on V <sub>DD_BV</sub>      | Ballast static consumption (only clocked)                                                                                                                                              |                                                                                                                                                                                                                      | 1                            | μA   |
|                                     |    |   |                                                      | Ballast dynamic consumption (continuous communication): <ul style="list-style-type: none"><li>• Baudrate: 2 Mbit/s</li><li>• Trasmission every 8 μs</li><li>• Frame: 16 bits</li></ul> |                                                                                                                                                                                                                      | 16 * f <sub>periph</sub>     |      |
| I <sub>DD_BV</sub><br>(ADC_0/ADC_1) | CC | T | ADC_0/ADC_1 supply current on V <sub>DD_BV</sub>     | V <sub>DD</sub> = 5.5 V                                                                                                                                                                | Ballast static consumption (no conversion) <sup>3</sup>                                                                                                                                                              | 41 * f <sub>periph</sub>     | μA   |
|                                     |    |   |                                                      |                                                                                                                                                                                        | Ballast dynamic consumption (continuous conversion) <sup>3</sup>                                                                                                                                                     | 46 * f <sub>periph</sub>     |      |
| I <sub>DD_HV_ADC0</sub>             | CC | T | ADC_0 supply current on V <sub>DD_HV_ADC0</sub>      | V <sub>DD</sub> = 5.5 V                                                                                                                                                                | Analog static consumption (no conversion)                                                                                                                                                                            | 200                          | μA   |
|                                     |    |   |                                                      |                                                                                                                                                                                        | Analog dynamic consumption (continuous conversion)                                                                                                                                                                   | 3                            | mA   |
| I <sub>DD_HV_ADC1</sub>             | CC | T | ADC_1 supply current on V <sub>DD_HV_ADC1</sub>      | V <sub>DD</sub> = 5.5 V                                                                                                                                                                | Analog static consumption (no conversion)                                                                                                                                                                            | 300 * f <sub>periph</sub>    | μA   |
|                                     |    |   |                                                      |                                                                                                                                                                                        | Analog dynamic consumption (continuous conversion)                                                                                                                                                                   | 4                            | mA   |
| I <sub>DD_HV(FLASH)</sub>           | CC | T | CFlash + DFlash supply current on V <sub>DD_HV</sub> | V <sub>DD</sub> = 5.5 V                                                                                                                                                                | —                                                                                                                                                                                                                    | 12                           | mA   |
| I <sub>DD_HV(PLL)</sub>             | CC | T | PLL supply current on V <sub>DD_HV</sub>             | V <sub>DD</sub> = 5.5 V                                                                                                                                                                | —                                                                                                                                                                                                                    | 30 * f <sub>periph</sub>     | μA   |



**Figure 32. Timing diagram — JTAG boundary scan**

## 7 Revision history

Table 51 summarizes revisions to this document.

**Table 51. Revision history**

| Revision | Date        | Substantive changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|----------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1        | 12-Jan-2009 | Initial release                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 2        | 09 Nov-2009 | Updated Features<br>Replaced 27 IRQs in place of 23<br>ADC features<br>External Ballast resistor support conditions<br>Updated device summary-added 208 BGA details<br>Updated block diagram to include WKUP<br>Updated block diagram to include 5 ch ADC 12 -bit<br>Updated Block summary table<br>Updated LQFP 144, 176 and 100 pinouts. Applied new naming convention for ADC signals as ADCx_P[x] and ADCx_S[x]<br>Section 1, "General description<br>Updated MPC5607B device comparison table<br>Updated block diagram-aligned with 512k<br>Updated block summary-aligned with 512k<br>Section 2, "Package pinouts<br>Updated 100,144,176,208 packages according to cut2.0 changes<br>Added Section 3.5.1, "External ballast resistor recommendations<br>Added NVUSRO [WATCHDOG_EN] field description<br>Updated Absolute maximum ratings<br>Updated LQFP thermal characteristics<br>Updated I/O supply segments<br>Updated Voltage regulator capacitance connection<br>Updated Low voltage monitor electrical characteristics<br>Updated Low voltage power domain electrical characteristics<br>Updated DC electrical characteristics<br>Updated Program/Erase specifications<br>Updated Conversion characteristics (10 bit ADC)<br>Updated FMPLL electrical characteristics<br>Updated Fast RC oscillator electrical characteristics-aligned with MPC5604B<br>Updated On-chip peripherals current consumption<br>Updated ADC characteristics and error definitions diagram<br>Updated ADC conversion characteristics (10 bit and 12 bit)<br>Added ADC characteristics and error definitions diagram for 12 bit ADC |
| 3        | 25 Jan-2010 | Updated Features<br>Updated block diagram to connect peripherals to pad I/O<br>Updated block summary to include ADC 12-bit<br>Updated 144, 176 and 100 pinouts to adjust format issues<br>Table 26 Flash module life-retention value changed from 1-5 to 5 yrs<br>Minor editing changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |

Table 51. Revision history (continued)

| Revision | Date        | Substantive changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|----------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 4        | 24 Aug 2010 | <p>Editorial changes and improvements.<br/> Updated “Features” section<br/> <a href="#">Table 1</a>: updated footnote concerning 208 MAPBGA<br/> In the block diagram:</p> <ul style="list-style-type: none"> <li>Added “5ch 12-bit ADC” block.</li> <li>Updated Legend.</li> <li>Added “Interrupt request with wakeup functionality” as an input to the WKPU block.</li> </ul> <p><a href="#">Figure 2</a>: removed alternate functions<br/> <a href="#">Figure 3</a>: removed alternate functions<br/> <a href="#">Figure 4</a>: removed alternate functions<br/> <a href="#">Table 2</a>: added contents concerning the following blocks: CMU, eDMA, ECSM, MC_ME, MC_PCU, NMI, SSCM, SWT and WKPU<br/> Added <a href="#">Section 3.2, Pin muxing</a><br/> <a href="#">Section 4, “Electrical characteristics</a>: removed “Caution” note<br/> <a href="#">Section 4.2, “NVUSRO register</a>: removed “NVUSRO[WATCHDOG_EN] field description” section<br/> <a href="#">Table 11</a>: <math>V_{IN}</math>: removed min value in “relative to <math>V_{DD}</math>” row<br/> <a href="#">Table 12</a></p> <ul style="list-style-type: none"> <li><math>T_A</math> C-Grade Part, <math>T_J</math> C-Grade Part, <math>T_A</math> V-Grade Part, <math>T_J</math> V-Grade Part, <math>T_A</math> M-Grade Part, <math>T_J</math> M-Grade Part: added new rows</li> <li><math>TV_{DD}</math>: contents merged into one row</li> <li><math>V_{DD\_BV}</math>: changed min value in “relative to <math>V_{DD}</math>” row</li> </ul> <p><a href="#">Section 4.5, “Thermal characteristics</a></p> <ul style="list-style-type: none"> <li><a href="#">Section 4.5.1, “External ballast resistor recommendations</a>: added new paragraph about power supply</li> <li><a href="#">Table 14</a>: added <math>R_{\theta JB}</math> and <math>R_{\theta JC}</math> rows</li> <li>Removed “208 MAPBGA thermal characteristics” table</li> </ul> <p><a href="#">Table 15</a>: rewrote parameter description of <math>W_{FI}</math> and <math>W_{NFI}</math><br/> <a href="#">Section 4.6.5, “I/O pad current specification</a></p> <ul style="list-style-type: none"> <li>Removed <math>I_{DYNSEG}</math> information</li> <li>Updated “I/O supply segments” table</li> </ul> <p><a href="#">Table 22</a>: removed <math>I_{DYNSEG}</math> row<br/> Added <a href="#">Table 23</a><br/> <a href="#">Table 25</a></p> <ul style="list-style-type: none"> <li>Updated all values</li> <li>Removed <math>I_{VREGREF}</math> and <math>I_{VREDLVD12}</math> rows</li> <li>Added the footnote “The duration of the in-rush current depends on the capacitance placed on LV pins. BV decaps must be sized accordingly. Refer to IMREG value for minimum amount of current to be provided in cc.” to the <math>I_{DD\_BV}</math> specification.</li> </ul> <p><a href="#">Table 26</a></p> <ul style="list-style-type: none"> <li>Updated <math>V_{PORH}</math> min/max value</li> <li>Updated <math>V_{LVDLVCORL}</math> min value</li> </ul> <p>Updated <a href="#">Table 27</a><br/> <a href="#">Table 28</a></p> <ul style="list-style-type: none"> <li><math>T_{dwprogram}</math>: added initial max value</li> <li>Inserted <math>T_{eslat}</math> row</li> </ul> <p><a href="#">Table 29</a>: removed the “To be confirmed” footnote<br/> In the “Crystal oscillator and resonator connection scheme” figure, removed <math>R_P</math><br/> <a href="#">Table 39</a></p> <ul style="list-style-type: none"> <li>Removed <math>g_{mSXOSC}</math> row</li> <li><math>I_{SXOSCBIAS}</math>: added min/typ/max value</li> </ul> |

Table 51. Revision history (continued)

| Revision      | Date        | Substantive changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|---------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6<br>(cont'd) | 08 Jul 2011 | <p>Section “External ballast resistor recommendations”: replaced “low voltage monitor” with “low voltage detector (LVD)”</p> <p>“I/O input DC electrical characteristics” table: updated <math>I_{LKG}</math> characteristics</p> <p>“MEDIUM configuration output buffer electrical characteristics” table: changed “<math>I_{OH} = 100 \mu A</math>” to “<math>I_{OL} = 100 \mu A</math>” in <math>V_{OL}</math> conditions</p> <p>I/O weight: updated table (includes replacing instances of bit “SRE” with “SRC”)</p> <p>“Reset electrical characteristics” table: updated parameter classification for <math>I_{WPU}</math></p> <p>Updated voltage regulator electrical characteristics</p> <p>Section “Low voltage detector electrical characteristics”: changed title (was “Voltage monitor electrical characteristics”); changed “as well as four low voltage detectors” to “as well as five low voltage detectors”; added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of “Low voltage monitor” with “Low voltage detector”; updated values for <math>V_{LVDLVBKPL}</math> and <math>V_{LVDLVCORL}</math></p> <p>Updated section “Power consumption”</p> <p>Section “Program/erase characteristics”: removed table “FLASH_BIU settings vs. frequency of operation” and associated introduction</p> <p>“Program and erase specifications” table: updated symbols</p> <p>PFCRn settings vs. frequency of operation: replaced “FLASH_BIU” with “PFCRn” in table title; updated field names and frequencies</p> <p>“Flash power supply DC electrical characteristics” table: deleted footnote 2</p> <p>Crystal oscillator and resonator connection scheme: inserted footnote about possibly requiring a series resistor</p> <p>Fast external crystal oscillator (4 to 16 MHz) electrical characteristics: updated parameter classification for <math>V_{FXOSCOP}</math></p> <p>Slow external crystal oscillator (32 kHz) electrical characteristics: updated footnote 1</p> <p>Section “ADC electrical characteristics”: updated symbols for offset error and gain error</p> <p>Section “Input impedance and ADC accuracy”: changed “<math>V_A/V_{A2}</math>” to “<math>V_{A2}/V_A</math>” in Equation 11</p> <p>ADC input leakage current: updated <math>I_{LKG}</math> characteristics</p> <p>ADC_0 conversion characteristics table: replaced instances of “ADCx_conf_sample_input” with “INPSAMP”; replaced instances of “ADCx_conf_comp” with “INPCMP”</p> <p>ADC_1 characteristic and error definitions: replaced “AVDD” with “<math>V_{DD\_ADC}</math>”</p> <p>ADC_1 conversion characteristics table: replaced instances of “ADCx_conf_sample_input” with “INPSAMP”; replaced instances of “ADCx_conf_comp” with “INPCMP”</p> <p>Updated “On-chip peripherals current consumption” table</p> |