



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	149
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 29x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5607bk0mlu6

Table of Contents

1	Introduction	3
1.1	Document overview	3
1.2	Description	3
2	Block diagram	5
3	Package pinouts and signal descriptions	8
3.1	Package pinouts	8
3.2	Pad configuration during reset phases	12
3.3	Pad configuration during standby mode exit	13
3.4	Voltage supply pins	13
3.5	Pad types	14
3.6	System pins	14
3.7	Functional port pins	15
3.8	Nexus 2+ pins	34
4	Electrical characteristics	35
4.1	Parameter classification	35
4.2	NVUSRO register	35
4.2.1	NVUSRO[PAD3V5V] field description	35
4.2.2	NVUSRO[OSCILLATOR_MARGIN] field description	36
4.2.3	NVUSRO[WATCHDOG_EN] field description	36
4.3	Absolute maximum ratings	36
4.4	Recommended operating conditions	37
4.5	Thermal characteristics	40
4.5.1	External ballast resistor recommendations	40
4.5.2	Package thermal characteristics	40
4.5.3	Power considerations	41
4.6	I/O pad electrical characteristics	42
4.6.1	I/O pad types	42
4.6.2	I/O input DC characteristics	42
4.6.3	I/O output DC characteristics	43
4.6.4	Output pin transition times	46
4.6.5	I/O pad current specification	46
4.7	RESET electrical characteristics	54
4.8	Power management electrical characteristics	57
4.8.1	Voltage regulator electrical characteristics	57
4.8.2	Low voltage detector electrical characteristics	59
4.9	Power consumption	60
4.10	Flash memory electrical characteristics	62
4.10.1	Program/erase characteristics	62
4.10.2	Flash power supply DC characteristics	63
4.10.3	Start-up/Switch-off timings	64
4.11	Electromagnetic compatibility (EMC) characteristics	64
4.11.1	Designing hardened software to avoid noise problems	64
4.11.2	Electromagnetic interference (EMI)	65
4.11.3	Absolute maximum ratings (electrical sensitivity)	65
4.12	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics	66
4.13	Slow external crystal oscillator (32 kHz) electrical characteristics	69
4.14	FMPLL electrical characteristics	71
4.15	Fast internal RC oscillator (16 MHz) electrical characteristics	72
4.16	Slow internal RC oscillator (128 kHz) electrical characteristics	73
4.17	ADC electrical characteristics	74
4.17.1	Introduction	74
4.17.2	Input impedance and ADC accuracy	75
4.17.3	ADC electrical characteristics	80
4.18	On-chip peripherals	85
4.18.1	Current consumption	85
4.18.2	DSPI characteristics	87
4.18.3	Nexus characteristics	93
4.18.4	JTAG characteristics	94
5	Package characteristics	96
5.1	Package mechanical data	96
5.1.1	176 LQFP	96
5.1.2	144 LQFP	100
5.1.3	100 LQFP	102
5.1.4	208 MAPBGA	105
6	Ordering information	107
Appendix A	Abbreviations	108
7	Revision history	109

1 Introduction

1.1 Document overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

1.2 Description

This family of 32-bit system-on-chip (SoC) microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of body electronics applications within the vehicle.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (Auxiliary Processor Unit), providing improved code density. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

Table 1. MPC5607B family comparison¹

Feature	MPC5605B		MPC5606B		MPC5607B				
CPU	e200z0h								
Execution speed ²	Up to 64 MHz								
Code flash memory	768 KB		1 MB	1.5 MB					
Data flash memory	64 (4 × 16) KB								
SRAM	64 KB		80 KB	96 KB					
MPU	8-entry								
eDMA	16 ch								
10-bit ADC	Yes								
dedicated ³	7 ch	15 ch	29 ch	15 ch	29 ch				
shared with 12-bit ADC	19 ch								
12-bit ADC	Yes								
dedicated ⁴	5 ch								
shared with 10-bit ADC	19 ch								
Total timer I/O ⁵ eMIOS	37 ch, 16-bit	64 ch, 16-bit							
Counter / OPWM / ICOC ⁶	10 ch								
O(I)PWM / OPWFMB / OPWMCB / ICOC ⁷	7 ch								
O(I)PWM / ICOC ⁸	7 ch	14 ch							
OPWM / ICOC ⁹	13 ch	33 ch							
SCI (LINFlex)	4	8	10	8	10				
SPI (DSPI)	3	5	6	5	6				

2 Block diagram

Figure 1 shows a top-level block diagram of the MPC5607B.




Figure 1. MPC5607B block diagram

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	Pin number			
								100 LQFP	144 LQFP	176 LQFP	208 MAP BGA ⁴
PB[5]	PCR[21]	AF0 AF1 AF2 AF3 — — —	— — — — ADC0_P[1] ADC1_P[1] GPIO[21]	— — — — ADC_0 ADC_1 SIUL	— — — — — — —	I	Tristate	53	75	91	R16
PB[6]	PCR[22]	AF0 AF1 AF2 AF3 — — —	— — — — ADC0_P[2] ADC1_P[2] GPIO[22]	— — — — ADC_0 ADC_1 SIUL	— — — — — — —	I	Tristate	54	76	92	P15
PB[7]	PCR[23]	AF0 AF1 AF2 AF3 — — —	— — — — ADC0_P[3] ADC1_P[3] GPIO[23]	— — — — ADC_0 ADC_1 SIUL	— — — — — — —	I	Tristate	55	77	93	P16
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 — — — —	GPIO[24] — — — OSC32K_XTAL ⁸ WKPU[25] ⁵ ADC0_S[0] ADC1_S[4]	SIUL — — — OSC32K WKPU ADC_0 ADC_1	— — — — — — —	I	—	39	53	61	R9
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 — — — —	GPIO[25] — — — OSC32K_EXTAL ⁸ WKPU[26] ⁵ ADC0_S[1] ADC1_S[5]	SIUL — — — OSC32K WKPU ADC_0 ADC_1	— — — — — — —	I	—	38	52	60	T9
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 — — —	GPIO[26] — — — WKPU[8] ⁵ ADC0_S[2] ADC1_S[6]	SIUL — — — WKPU ADC_0 ADC_1	I/O — — — — — —	J	Tristate	40	54	62	P9

Package pinouts and signal descriptions

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	Pin number			
								100 LQFP	144 LQFP	176 LQFP	208 MAP BGA ⁴
PB[11]	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ADC0_S[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — I/O I	J	Tristate	—	—	97	N13
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ADC0_X[0]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	61	83	101	M16
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ADC0_X[1]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	63	85	103	M13
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC0_X[2]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	65	87	105	L16
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ADC0_X[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	67	89	107	L13
Port C											
PC[0] ¹⁰	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O — I —	M	Input, weak pull-up	87	126	154	A8
PC[1] ¹⁰	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — O —	F ¹¹	Tristate	82	121	149	C9
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX DEBUG[0] EIRQ[5]	SIUL DSPI_1 FlexCAN_4 SSCM SIUL	I/O I/O O O I	M	Tristate	78	117	145	A11

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	Pin number			
								100 LQFP	144 LQFP	176 LQFP	208 MAP BGA ⁴
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — — —	GPIO[35] CS0_1 MA[0] DEBUG[1] EIRQ[6] CAN1RX CAN4RX	SIUL DSPI_1 ADC_0 SSCM SIUL FlexCAN_1 FlexCAN_4	I/O I/O O O — — I	S	Tristate	77	116	144	B11
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 — — —	GPIO[36] E1UC[31] — DEBUG[2] EIRQ[18] SIN_1 CAN3RX	SIUL eMIOS_1 — SSCM SIUL DSPI_1 FlexCAN_3	I/O I/O — O — — I	M	Tristate	92	131	159	B7
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 CAN3TX DEBUG[3] EIRQ[7]	SIUL DSPI_1 FlexCAN_3 SSCM SIUL	I/O O O O —	M	Tristate	91	130	158	A7
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX E1UC[28] DEBUG[4]	SIUL LINFlex_1 eMIOS_1 SSCM	I/O O I/O O	S	Tristate	25	36	44	R2
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 — —	GPIO[39] — E1UC[29] DEBUG[5] LIN1RX WKPU[12] ⁵	SIUL — eMIOS_1 SSCM LINFlex_1 WKPU	I/O — I/O O — I	S	Tristate	26	37	45	P3
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX E0UC[3] DEBUG[6]	SIUL LINFlex_2 eMIOS_0 SSCM	I/O O I/O O	S	Tristate	99	143	175	A1
PC[9]	PCR[41]	AF0 AF1 AF2 AF3 — —	GPIO[41] — E0UC[7] DEBUG[7] WKPU[13] ⁵ LIN2RX	SIUL — eMIOS_0 SSCM WKPU LINFlex_2	I/O — I/O O — I	S	Tristate	2	2	2	B1
PC[10]	PCR[42]	AF0 AF1 AF2 AF3	GPIO[42] CAN1TX CAN4TX MA[1]	SIUL FlexCAN_1 FlexCAN_4 ADC_0	I/O O O O	M	Tristate	22	28	36	M3

Package pinouts and signal descriptions

Table 5. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration ³	Pin number			
								100 LQFP	144 LQFP	176 LQFP	208 MAP BGA ⁴
PF[8]	PCR[88]	AF0 AF1 AF2 AF3	GPIO[88] CAN3TX CS4_0 CAN2TX	SIUL FlexCAN_3 O O O	I/O O O O	M	Tristate	—	34	42	P1
PF[9]	PCR[89]	AF0 AF1 AF2 AF3 — — —	GPIO[89] E1UC[1] CS5_0 — WKPU[22] ⁵ CAN2RX CAN3RX	SIUL eMIOS_1 DSPI_0 — WKPU FlexCAN_2 FlexCAN_3	I/O I/O O — — — —	S	Tristate	—	33	41	N2
PF[10]	PCR[90]	AF0 AF1 AF2 AF3	GPIO[90] CS1_0 LIN4TX E1UC[2]	SIUL DSPI_0 LINFlex_4 eMIOS_1	I/O O O I/O	M	Tristate	—	38	46	R3
PF[11]	PCR[91]	AF0 AF1 AF2 AF3 — —	GPIO[91] CS2_0 E1UC[3] — WKPU[15] ⁵ LIN4RX	SIUL DSPI_0 eMIOS_1 — WKPU LINFlex_4	I/O O I/O — — —	S	Tristate	—	39	47	R4
PF[12]	PCR[92]	AF0 AF1 AF2 AF3	GPIO[92] E1UC[25] LIN5TX —	SIUL eMIOS_1 LINFlex_5 —	I/O I/O O —	M	Tristate	—	35	43	R1
PF[13]	PCR[93]	AF0 AF1 AF2 AF3 — —	GPIO[93] E1UC[26] — — WKPU[16] ⁵ LIN5RX	SIUL eMIOS_1 — — WKPU LINFlex_5	I/O I/O — — — —	S	Tristate	—	41	49	T6
PF[14]	PCR[94]	AF0 AF1 AF2 AF3	GPIO[94] CAN4TX E1UC[27] CAN1TX	SIUL FlexCAN_4 eMIOS_1 FlexCAN_1	I/O O I/O O	M	Tristate	—	102	126	D14
PF[15]	PCR[95]	AF0 AF1 AF2 AF3 — — —	GPIO[95] E1UC[4] — — EIRQ[13] CAN1RX CAN4RX	SIUL eMIOS_1 — — SIUL FlexCAN_1 FlexCAN_4	I/O I/O — — — — —	S	Tristate	—	101	125	E15
Port G											

Table 17. SLOW configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ¹	Value			Unit		
				Min	Typ	Max			
V _{OH}	CC	P	Output high level SLOW configuration	Push Pull	I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	—	—	V
					I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}	—	—	
					I _{OH} = -1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} - 0.8	—	—	
V _{OL}	CC	P	Output low level SLOW configuration	Push Pull	I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}	V
					I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	—	—	0.1V _{DD}	
					I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5	

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.**Table 18. MEDIUM configuration output buffer electrical characteristics**

Symbol	C	Parameter	Conditions ¹	Value			Unit		
				Min	Typ	Max			
V _{OH}	CC	C	Output high level MEDIUM configuration	Push Pull	I _{OH} = -3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	—	—	V
					I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	—	—	
					I _{OH} = -1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}	—	—	
					I _{OH} = -1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} - 0.8	—	—	
					I _{OH} = -100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	—	—	

- ² The configuration PAD3V5 = 1 when $V_{DD} = 5$ V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

4.6.4 Output pin transition times

Table 20. Output pin transition times

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
T_{tr}	CC	Output transition time output pin ² SLOW configuration	$C_L = 25$ pF $V_{DD} = 5.0$ V ± 10%, PAD3V5V = 0	—	—	50	ns
				—	—	100	
				—	—	125	
			$C_L = 25$ pF $V_{DD} = 3.3$ V ± 10%, PAD3V5V = 1	—	—	50	
				—	—	100	
				—	—	125	
T_{tr}	CC	Output transition time output pin ² MEDIUM configuration	$C_L = 25$ pF $V_{DD} = 5.0$ V ± 10%, PAD3V5V = 0 SIUL.PCRx.SRC = 1	—	—	10	ns
				—	—	20	
				—	—	40	
			$C_L = 25$ pF $V_{DD} = 3.3$ V ± 10%, PAD3V5V = 1 SIUL.PCRx.SRC = 1	—	—	12	
				—	—	25	
				—	—	40	
T_{tr}	CC	Output transition time output pin ² FAST configuration	$C_L = 25$ pF $V_{DD} = 5.0$ V ± 10%, PAD3V5V = 0	—	—	4	ns
				—	—	6	
				—	—	12	
			$C_L = 25$ pF $V_{DD} = 3.3$ V ± 10%, PAD3V5V = 1	—	—	4	
				—	—	7	
				—	—	12	

¹ $V_{DD} = 3.3$ V ± 10% / 5.0 V ± 10%, $T_A = -40$ to 125 °C, unless otherwise specified

² C_L includes device and package capacitances ($C_{PKG} < 5$ pF).

4.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in Table 21.

Table 22 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

4.8 Power management electrical characteristics

4.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage ballast supply V_{DD_BV} . The regulator itself is supplied by the common I/O supply V_{DD} . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through V_{DD} power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through V_{DD_BV} power pin. Voltage values should be aligned with V_{DD} .
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
 - LV_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
 - LV_CFLA: Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_DFLA: Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.




Figure 9. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Electrical characteristics

- 4 External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.
- 5 In-rush average current is seen only for short time during power-up and on standby exit (maximum 20 μ s, depending on external capacitances to be loaded).
- 6 The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

4.8.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the V_{DD} and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors V_{DD_BV} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the $5.0\text{ V} \pm 10\%$ range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)

NOTE

When enabled, power domain No. 2 is monitored through LVDLVBKP.




Figure 10. Low voltage detector vs reset

Electrical characteristics

Table 27. Power consumption on VDD_BV and VDD_HV (continued)

Symbol	C	Parameter	Conditions ¹	Value			Unit		
				Min	Typ	Max			
$I_{DDSTDBY2}$	CC	P	STANDBY2 mode current ⁹	Slow internal RC oscillator (128 kHz) running	$T_A = 25^\circ\text{C}$	—	30	100	μA
		D			$T_A = 55^\circ\text{C}$	—	75	—	
		D			$T_A = 85^\circ\text{C}$	—	180	700	
		D			$T_A = 105^\circ\text{C}$	—	315	1000	
		P			$T_A = 125^\circ\text{C}$	—	560	1700	
$I_{DDSTDBY1}$	CC	T	STANDBY1 mode current ¹⁰	Slow internal RC oscillator (128 kHz) running	$T_A = 25^\circ\text{C}$	—	20	60	μA
		D			$T_A = 55^\circ\text{C}$	—	45	—	
		D			$T_A = 85^\circ\text{C}$	—	100	350	
		D			$T_A = 105^\circ\text{C}$	—	165	500	
		D			$T_A = 125^\circ\text{C}$	—	280	900	

¹ $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified

² Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.

³ Higher current may be sunk by device during power-up and standby exit. Please refer to in-rush average current in [Table 25](#).

⁴ RUN current measured with typical application with accesses on both Flash and RAM.

⁵ Only for the “P” classification: Data and Code Flash in Normal Power. Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.

⁶ Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 to 9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication), instance: 1 to 5 clocks gated. RTC/API ON. PIT ON. STM ON. ADC1 OFF. ADC0 ON but no conversion except two analog watchdogs.

⁷ Only for the “P” classification: No clock, FIRC 16 MHz off, SIRC 128 kHz on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.

⁸ When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125°C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.

⁹ Only for the “P” classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.

¹⁰ ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.




Figure 12. Fast external crystal oscillator (4 to 16 MHz) timing diagram

Table 37. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
f _{FXOSC}	SR	—	Fast external crystal oscillator frequency	—	4.0	—	16.0 MHz
g _m F _{XOSC}	CC	C	Fast external crystal oscillator transconductance	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2	—	8.2 mA/V
	CC	P		V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0	—	7.4
	CC	C		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7	—	9.7
	CC	C		V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5	—	9.2
V _{FXOSC}	CC	T	Oscillation amplitude at EXTAL	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	1.3	—	— V
				f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	1.3	—	—
V _{FXOSCOPE}	CC	C	Oscillation operating point	—	—	0.95	— V
I _{FXOSC} ²	CC	T	Fast external crystal oscillator consumption	—	—	2	3 mA

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S equal to 3 pF, a resistance of 330 kΩ is obtained ($R_{EQ} = 1 / (fc * C_S)$, where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S) and the sum of $R_S + R_F + R_L + R_{SW} + R_{AD}$, the external circuit must be designed to respect the [Equation 4](#):

Eqn. 4

$$V_A \cdot \frac{R_S + R_F + R_L + R_{SW} + R_{AD}}{R_{EQ}} < \frac{1}{2} \text{ LSB}$$

[Equation 4](#) generates a constraint for external network design, in particular on resistive path. Internal switch resistances (R_{SW} and R_{AD}) can be neglected with respect to external resistances.




Figure 17. Input equivalent circuit (precise channels)

Electrical characteristics




Figure 18. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in Figure 17): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).




Figure 19. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

4.17.3 ADC electrical characteristics

Table 43. ADC input leakage current

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
I_{LKG}	CC	Input leakage current	$T_A = -40^\circ C$ $T_A = 25^\circ C$ $T_A = 85^\circ C$ $T_A = 105^\circ C$ $T_A = 125^\circ C$	No current injection on adjacent pin	—	1	70	nA
					—	1	70	
					—	3	100	
					—	8	200	
					—	45	400	

Table 44. ADC_0 conversion characteristics (10-bit ADC_0)

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
V_{SS_ADC0}	SR	Voltage on VSS_HV_ADC0 (ADC_0 reference) pin with respect to ground (V_{SS}) ²	—	-0.1	—	0.1	V
V_{DD_ADC0}	SR	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V_{SS})	—	$V_{DD} - 0.1$	—	$V_{DD} + 0.1$	V
V_{AINx}	SR	Analog input voltage ³	—	$V_{SS_ADC0} - 0.1$	—	$V_{DD_ADC0} + 0.1$	V
$I_{ADC0pwd}$	SR	ADC_0 consumption in power down mode	—	—	—	50	μA
$I_{ADC0run}$	SR	ADC_0 consumption in running mode	—	—	—	40	mA
f_{ADC0}	SR	ADC_0 analog frequency	—	6	—	$32 + 4\%$	MHz
Δ_{ADC0_SYS}	SR	ADC_0 digital clock duty cycle (ipg_clk)	$ADCLKSEL = 1^4$	45	—	55	%
t_{ADC0_PU}	SR	ADC_0 power up delay	—	—	—	1.5	μs
t_{ADC0_S}	CC	Sampling time ⁵	$f_{ADC} = 32 \text{ MHz}, INPSAMP = 17$	0.5	—	—	μs
				—	—	42	
t_{ADC0_C}	CC	P	Conversion time ⁶	$f_{ADC} = 32 \text{ MHz}, INPCMP = 2$	0.625	—	—
C_S	CC	D	ADC_0 input sampling capacitance	—	—	3	pF
C_{P1}	CC	D	ADC_0 input pin capacitance 1	—	—	3	pF
C_{P2}	CC	D	ADC_0 input pin capacitance 2	—	—	1	pF
C_{P3}	CC	D	ADC_0 input pin capacitance 3	—	—	1	pF

- ¹ Operating conditions: $T_A = 25^\circ\text{C}$, $f_{\text{periph}} = 8 \text{ MHz}$ to 64 MHz
- ² f_{periph} is an absolute value.
- ³ During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., $(41 + 46) * f_{\text{periph}}$.

4.18.2 DSPI characteristics

Table 47. DSPI characteristics¹

No.	Symbol	C	Parameter		DSPI0/DSPI1/DSPI5/DSPI6			DSPI2/DSPI4			Unit		
					Min	Typ	Max	Min	Typ	Max			
1	t_{SCK}	SR	D	SCK cycle time	Master mode (MTFE = 0)	125	—	—	333	—	—	ns	
					Slave mode (MTFE = 0)	125	—	—	333	—	—		
					Master mode (MTFE = 1)	83	—	—	125	—	—		
					Slave mode (MTFE = 1)	83	—	—	125	—	—		
—	f_{DSPI}	SR	D	DSPI digital controller frequency		—	—	f_{CPU}	—	—	f_{CPU}	MHz	
—	Δt_{CSC}	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->0		Master mode	—	—	130 ²	—	—	15 ³	ns
—	Δt_{ASC}	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->1		Master mode	—	—	130 ³	—	—	130 ³	ns
2	t_{CSCext} ⁴	SR	D	CS to SCK delay		Slave mode	32	—	—	32	—	—	ns
3	t_{ASCext} ⁵	SR	D	After SCK delay		Slave mode	$1/f_{\text{DSPI}} + 5$	—	—	$1/f_{\text{DSPI}} + 5$	—	—	ns
4	t_{SDC}	CC	D	SCK duty cycle	Master mode	—	$t_{\text{SCK}}/2$	—	—	$t_{\text{SCK}}/2$	—	—	ns
		SR	D		Slave mode	$t_{\text{SCK}}/2$	—	—	$t_{\text{SCK}}/2$	—	—		
5	t_A	SR	D	Slave access time		Slave mode	—	—	$1/f_{\text{DSPI}} + 70$	—	—	$1/f_{\text{DSPI}} + 130$	ns
6	t_{DI}	SR	D	Slave SOUT disable time		Slave mode	7	—	—	7	—	—	ns

5.1.3 100 LQFP




Figure 38. 100 LQFP package mechanical drawing (Part 1 of 3)

Revision history

Table 51. Revision history (continued)

Revision	Date	Substantive changes
4 (cont.)	24 Aug 2010 (cont.)	<p>Table 40:</p> <ul style="list-style-type: none"> Added f_{VCO} row Added Δt_{STJIT} row <p>Table 41</p> <ul style="list-style-type: none"> $I_{FIRCPWD}$: removed row for $T_A = 55^\circ\text{C}$ Updated T_{FIRCSU} row <p>Table 44: Added two rows: $I_{ADC0pwd}$ and $I_{ADC0run}$</p> <p>Table 45</p> <ul style="list-style-type: none"> Added two rows: $I_{ADC1pwd}$ and $I_{ADC1run}$ Updated values of f_{ADC_1} and t_{ADC1_PU} Updated t_{ADC1_C} row <p>Updated Table 46</p> <p>Updated Table 47</p> <p>Updated Figure 43</p> <p>Section 6, "Ordering information": deleted "Orderable part number summary" table</p>
5	27 Aug 2010	Removed "Preliminary—Subject to Change Without Notice" marking. This data sheet contains specifications based on characterization data.
6	08 Jul 2011	<p>Editorial and formatting changes throughout</p> <p>Replaced instances of "e200z0" with "e200z0h"</p> <p>Device family comparison table:</p> <ul style="list-style-type: none"> changed LINFlex count for 144-pin LQFP—was '6'; is '8' changed LINFlex count for 176-pin LQFP—was '8'; is '10' replaced 105 °C with 125 °C in footnote 2 <p>MPC5607B block diagram: added GPIO and VREG to legend</p> <p>MPC5607B series block summary: added acronym "JTAGC"; in WKPU function changed "up to 18 external sources" to "up to 27 external sources"</p> <p>144 LQFP pin configuration: for pins 37–72, restored the pin labels that existed prior to 27 July 2010</p> <p>176 LQFP pin configuration: corrected name of pin 4: was EPC[15]; is PC[15]</p> <p>Added following sections:</p> <ul style="list-style-type: none"> Pad configuration during reset phases Pad configuration during standby mode exit Voltage supply pins Pad types System pins Functional port pins Nexus 2+ pins <p>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality; updated footnote describing default value of '1' in field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN]</p> <p>Added section "NVUSRO[WATCHDOG_EN] field description"</p> <p>Tables "Absolute maximum ratings" and "Recommended operating conditions (3.3 V)": replaced "VSS_HV_ADC0, VSS_HV_ADC1" with "VDD_HV_ADC0, VDD_HV_ADC1" in V_{DD_ADC} parameter description</p> <p>"Recommended operating conditions (5.0 V)" table: replaced "VSS_HV_ADC0, VSS_HV_ADC1" with "VDD_HV_ADC0, VDD_HV_ADC1" in V_{DD_ADC} parameter description; changed 3.6V to 3.0V in footnote 2</p>

How to Reach Us:**Home Page:**

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.

Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org
© Freescale Semiconductor, Inc. 2010-2011. All rights reserved.

Document Number: MPC5607B

Rev. 6
07/2011

