

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, SPI, UART, USB
Peripherals	DMA, I <sup>2</sup> S, LED, POR, PWM, WDT
Number of I/O	55
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-11
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4500f100f768acxqma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





### **Table of Contents**

# **Table of Contents**

	Table of Contents	. 5
	About this Document	. 7
1 1.1 1.2 1.3 1.4 1.5	Summary of Features Ordering Information Device Types Device Type Features Definition of Feature Variants Identification Registers	10 11 11 12
2 2.1 2.2 2.2.1 2.2.2 2.2.2.1 2.3	General Device Information  Logic Symbols  Pin Configuration and Definition  Package Pin Summary  Port I/O Functions  Port I/O Function Table  Power Connection Scheme	14 17 20 27 28 34
3 3.1 3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7	Electrical Parameters  General Parameters  Parameter Interpretation  Absolute Maximum Ratings  Pin Reliability in Overload  Pad Driver and Pad Classes Summary  Operating Conditions  DC Parameters  Input/Output Pins  Analog to Digital Converters (VADC)  Digital to Analog Converters (DAC)  Out-of-Range Comparator (ORC)  Die Temperature Sensor  USB OTG Interface DC Characteristics  Oscillator Pins  Power Supply Current	36 36 37 38 41 42 43 43 53 56 58 61
3.2.0 3.2.9 3.3 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5	Flash Memory Parameters  AC Parameters  Testing Waveforms  Power-Up and Supply Monitoring  Power Sequencing  Phase Locked Loop (PLL) Characteristics  Internal Clock Source Characteristics	68 69 70 71 73



## **Summary of Features**

Table 2 Features of XMC4500 Device Types (cont'd)

Derivative <sup>1)</sup>	LEDTS Intf.	SDMMC Intf.	EBU Intf. <sup>2)</sup>	ETH Intf.	USB Intf.		MultiCAN Nodes, MO
XMC4504-F144x512	1	1	SDM	-	-	3 x 2	-
XMC4504-F100x512	1	1	M16	-	-	3 x 2	-

<sup>1)</sup> x is a placeholder for the supported temperature range.

Table 3 Features of XMC4500 Device Types

<b>71</b>											
Derivative <sup>1)</sup>	ADC Chan.	DSD Chan.	DAC Chan.	CCU4 Slice	CCU8 Slice	POSIF Intf.					
XMC4500-E144x1024	32	4	2	4 x 4	2 x 4	2					
XMC4500-F144x1024	32	4	2	4 x 4	2 x 4	2					
XMC4500-F100x1024	24	4	2	4 x 4	2 x 4	2					
XMC4500-F144x768	32	4	2	4 x 4	2 x 4	2					
XMC4500-F100x768	24	4	2	4 x 4	2 x 4	2					
XMC4502-F100x768	24	4	2	4 x 4	2 x 4	2					
XMC4504-F144x512	32	4	2	4 x 4	2 x 4	2					
XMC4504-F100x512	24	4	2	4 x 4	2 x 4	2					

<sup>1)</sup> x is a placeholder for the supported temperature range.

#### 1.4 Definition of Feature Variants

The XMC4500 types are offered with several memory sizes and number of available VADC channels. **Table 4** describes the location of the available Flash memory, **Table 5** describes the location of the available SRAMs, **Table 6** the available VADC channels.

Table 4 Flash Memory Ranges

Total Flash Size	Cached Range	Uncached Range
512 Kbytes	0800 0000 <sub>H</sub> -	0C00 0000 <sub>H</sub> -
	0807 FFFF <sub>H</sub>	0C07 FFFF <sub>H</sub>

<sup>2)</sup> Memory types supported S=SDRAM, D=DEMUX, M=MUX 16-bit and 32-bit, M16=MUX 16-bit

<sup>3)</sup> Supported interfaces, M=MII, R=RMII.



#### **General Device Information**




Figure 4 XMC4500 Logic Symbol PG-LQFP-100



#### **General Device Information**

## 2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

Table 8 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type	Notes
Name	N	Ax	 A2	

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type (A1, A1+, A2, special=special pad, In=input pad, AN/DIG\_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the "Notes", special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

Table 9 Package Pin Mapping

Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
P0.0	2	C4	2	A1+	
P0.1	1	C3	1	A1+	
P0.2	144	A3	100	A2	
P0.3	143	A4	99	A2	
P0.4	142	B5	98	A2	
P0.5	141	A5	97	A2	
P0.6	140	A6	96	A2	
P0.7	128	B7	89	A2	After a system reset, via HWSEL this pin selects the DB.TDI function.
P0.8	127	A8	88	A2	After a system reset, via HWSEL this pin selects the DB.TRST function, with a weak pull-down active.
P0.9	4	D4	4	A2	
P0.10	3	B4	3	A1+	



#### 2.3 Power Connection Scheme

Figure 9. shows a reference power connection scheme for the XMC4500.




Figure 9 Power Connection Scheme

Every power supply pin needs to be connected. Different pins of the same supply need also to be externally connected. As example, all  $V_{\rm DDP}$  pins must be connected externally to one  $V_{\rm DDP}$  net. In this reference scheme one 100 nF capacitor is connected at each supply pin against  $V_{\rm SS}$ . An additional 10 µF capacitor is connected to the  $V_{\rm DDP}$  nets and an additional 10 uF capacitor to the  $V_{\rm DDC}$  nets.



## 3 Electrical Parameters

#### 3.1 General Parameters

## 3.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the XMC4500 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with a two-letter abbreviation in column "Symbol":

- CC
  - Such parameters indicate Controller Characteristics, which are a distinctive feature of the XMC4500 and must be regarded for system design.
- SR
  - Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC4500 is designed in.



## 3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and their basic characteristics.

Table 17 Pad Driver and Pad Classes Overview

Class	Power Supply	Туре	Sub-Class	Speed Grade	Load	Termination
Α	3.3 V	LVTTL I/O	A1 (e.g. GPIO)	6 MHz	100 pF	No
			A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended
			A2 (e.g. ext. Bus)	80 MHz	15 pF	Series termination recommended




Figure 12 Output Slopes with different Pad Driver Modes

**Figure 12** is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in **Section 3.2.1**.






Figure 14 VADC Reference Voltage Range

The power-up calibration of the VADC requires a maximum number of 4  $352f_{\rm ADCI}$  cycles.




Figure 15 VADC Input Circuits



# 3.2.3 Digital to Analog Converters (DAC)

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 25
 DAC Parameters (Operating Conditions apply)

Parameter	Symbol			Values	5	Unit	Note /	
			Min. Typ. Max.			Test Condition		
RMS supply current	$I_{DD}$	CC	_	2.5	4	mA	per active DAC channel, without load currents of DAC outputs	
Resolution	RES	CC	-	12	-	Bit		
Update rate	$f_{URATE_{\mathcal{A}}}$	√CC	_		2	Msam ple/s	data rate, where DAC can follow 64 LSB code jumps to ± 1LSB accuracy	
Update rate	$f_{URATE\_F}$	- CC	_		5	Msam ple/s	data rate, where DAC can follow 64 LSB code jumps to ± 4 LSB accuracy	
Settling time	t <sub>SETTLE</sub>	CC	_	1	2	μS	at full scale jump, output voltage reaches target value ± 20 LSB	
Slew rate	SR	CC	2	5	-	V/μs		
Minimum output voltage	V <sub>OUT_MI</sub> CC	IN	_	0.3	-	V	code value unsigned: 000 <sub>H</sub> ; signed: 800 <sub>H</sub>	
Maximum output voltage	V <sub>OUT_M</sub> ,	ΑX	_	2.5	_	V	code value unsigned: FFF <sub>H</sub> ; signed: 7FF <sub>H</sub>	
Integral non-linearity	INL	СС	-4	±2.5	4	LSB	$\begin{aligned} R_L &\geq 5 \text{ kOhm,} \\ C_L &\leq 50 \text{ pF} \end{aligned}$	
Differential non- linearity	DNL	CC	-2	±1	2	LSB	$\begin{aligned} R_L &\geq 5 \text{ kOhm,} \\ C_L &\leq 50 \text{ pF} \end{aligned}$	






Figure 18 GxORCOUTy Trigger Generation




Figure 19 ORC Detection Ranges



# 3.2.8 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

If not stated otherwise, the operating conditions for the parameters in the following table are:

 $V_{\rm DDP}$  = 3.3 V,  $T_{\rm A}$  = 25 °C

Table 32 Power Supply Parameters

Parameter	Symbol			Values	3	Unit	Note /	
			Min.	Тур.	Max.		Test Condition	
Active supply current <sup>1)10)</sup>	$I_{DDPA}$	CC	-	122	-	mA	120 / 120 / 120	
Peripherals enabled			_	110	-		120 / 60 / 60	
Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz			_	85	-		60 / 60 / 120	
JOPO FERIFIE JOCO			_	65	-		24 / 24 / 24	
			_	52	-		1/1/1	
Active supply current	$I_{DDPA}$	CC	-	98	-	mA	120 / 120 / 120	
Code execution from RAM Flash in Sleep mode			_	80	-		120 / 60 / 60	
Active supply current <sup>2)</sup>	$I_{DDPA}$	CC	_	115	-	mA	120 / 120 / 120	
Peripherals disabled			_	105	-		120 / 60 / 60	
Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz			_	80	-		60 / 60 / 120	
JOPO FERIFIE JOCO			-	63	-		24 / 24 / 24	
			_	50	-		1/1/1	
Sleep supply current <sup>3)</sup>	$I_{DDPS}$	CC	-	115	-	mA	120 / 120 / 120	
Peripherals enabled			_	105	-		120 / 60 / 60	
Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz			_	83	-		60 / 60 / 120	
JOPO, JPERIPH, JOCO			_	60	-		24 / 24 / 24	
			-	48	-		1/1/1	
$f_{\mathrm{CPU}}/f_{\mathrm{PERIPH}}/f_{\mathrm{CCU}}$ in kHz			_	46	-		100 / 100 / 100	



- 2) Maximum threshold for reset deassertion.
- 3) The  $V_{\rm DDP}$  monitoring has a typical hysteresis of  $V_{\rm PORHYS}$  = 180 mV.
- If t<sub>PR</sub> is not met, low spikes on PORST may be seen during start up (e.g. reset pulses generated by the supply monitoring due to a slow ramping V<sub>DDP</sub>).




Figure 26 Power-Up Behavior

## 3.3.3 Power Sequencing

While starting up and shutting down as well as when switching power modes of the system it is important to limit the current load steps. A typical cause for such load steps is changing the CPU frequency  $f_{\rm CPU}$ . Load steps exceeding the below defined values may cause a power on reset triggered by the supply monitor.

Note: These parameters are not subject to production test, but verified by design and/or characterization.



# 3.3.8 Embedded Trace Macro Cell (ETM) Timing

The data timing refers to the active clock edge. The XMC4500 ETM uses the half-rate clocking mode. In this mode both, the rising and falling clock edges are active clock edges.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply, with  $C_1 \le 15 \text{ pF}$ .

Table 41 ETM Interface Timing Parameters

Parameter	Symbol			Value	s	Unit	Note /
			Min.	Тур.	Max.		Test Condition
TRACECLK period	$t_1$	CC	16.7	_	_	ns	_
TRACECLK high time	$t_2$	CC	2	_	_	ns	_
TRACECLK low time	$t_3$	CC	2	_	_	ns	_
TRACECLK and TRACEDATA rise time	$t_4$	CC	_	-	3	ns	-
TRACECLK and TRACEDATA fall time	<i>t</i> <sub>5</sub>	CC	_	-	3	ns	-
TRACEDATA output valid time	<i>t</i> <sub>6</sub>	CC	-2	-	3	ns	-




Figure 30 ETM Clock Timing




Figure 31 ETM Data Timing



Table 46 USIC IIC Fast Mode Timing<sup>1)</sup>

Parameter	Symbol		Values	3	Unit	Note /
		Min.	Тур.	Тур. Мах.		Test Condition
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	100	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

<sup>1)</sup> Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

<sup>2)</sup> C<sub>b</sub> refers to the total capacitance of one bus line in pF.






Figure 34 USIC IIC Stand and Fast Mode Timing

## 3.3.9.4 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 47 USIC IIS Master Transmitter Timing

Parameter	Symbol		Values	S	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Clock period	t <sub>1</sub> CC	33.3	-	_	ns		
Clock high time	t <sub>2</sub> CC	0.35 x	_	_	ns		
		$t_{1min}$					
Clock low time	t <sub>3</sub> CC	0.35 x	_	_	ns		
		$t_{1min}$					
Hold time	t <sub>4</sub> CC	0	_	_	ns		
Clock rise time	t <sub>5</sub> CC	_	_	0.15 x	ns		
				t <sub>1min</sub>			



With clock delay:

$$t_{ODLY\ F} + t_{DATA\ DELAY} + t_{TAP\ DELAY} + t_{ISU} < t_{WL} + t_{CLK\ DELAY}$$

(3)

$$t_{\mathrm{DATA\_DELAY}} + t_{\mathrm{TAP\_DELAY}} + t_{\mathrm{WL}} < t_{PP} + t_{\mathrm{CLK\_DELAY}} - t_{\mathrm{ISU}} - t_{\mathrm{ODLY\_F}}$$

$$t_{DATA\ DELAY} + t_{TAP\ DELAY} + 20 < 40 + t_{CLK\ DELAY} - 5 - 10$$

$$t_{DATA\ DELAY} < 5 + t_{CLK\ DELAY} - t_{TAP\ DELAY}$$

The data can be delayed versus clock up to 5 ns in ideal case of  $t_{\rm WL}$ = 20 ns.

### Full-Speed Write Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed skew range between the SD\_CLK and SD\_DAT/CMD signals on the PCB.

(4)

$$t_{CLK\_DELAY} < t_{WL} + t_{OH\_F} + t_{DATA\_DELAY} + t_{TAP\_DELAY} - t_{IH}$$

$$t_{CLK\_DELAY} < 20 + t_{DATA\_DELAY} + t_{TAP\_DELAY} - 5$$

$$t_{DATA\ DELAY} < 15 + t_{CLK\ DELAY} + t_{TAP\ DELAY}$$

The clock can be delayed versus data up to 18.2 ns (external delay line) in ideal case of  $t_{\rm WL}$ = 20 ns, with maximum  $t_{\rm TAP\ DELAY}$  = 3.2 ns programmed.



Table 52 SD Card Bus Timing for High-Speed Mode<sup>1)</sup>

Parameter	Symbol	Value	s	Unit	Note/ Test	
		Min. Max.			Condition	
SD card input setup time	$t_{ISU}$	6	_	ns		
SD card input hold time	$t_{IH}$	2	_	ns		
SD card output valid time	$t_{ODLY}$	_	14	ns		
SD card output hold time	t <sub>OH</sub>	2.5	_	ns		

<sup>1)</sup> Reference card timing values for calculation examples. Not subject to production test and not characterized.

## **High-Speed Output Path (Write)**




Figure 39 High-Speed Output Path

## **High-Speed Write Meeting Setup (Maximum Delay)**

The following equations show how to calculate the allowed skew range between the SD\_CLK and SD\_DAT/CMD signals on the PCB.



### **High-Speed Read Meeting Hold (Minimum Delay)**

The following equations show how to calculate the allowed combined propagation delay range of the SD\_CLK and SD\_DAT/CMD signals on the PCB.

(12)

$$\begin{split} t_{\text{CLK\_DELAY}} + t_{\text{OH}} + t_{\text{DATA\_DELAY}} + t_{\text{TAP\_DELAY}} > t_{\text{IH\_H}} \\ t_{\text{CLK\_DELAY}} + t_{\text{DATA\_DELAY}} > t_{\text{IH\_H}} - t_{\text{OH}} - t_{\text{TAP\_DELAY}} \\ t_{\text{CLK\_DELAY}} + t_{\text{DATA\_DELAY}} > 2 - 2.5 - t_{\text{TAP\_DELAY}} \\ \end{split}$$

The data + clock delay must be greater than -0.5 ns for a 20 ns clock cycle. This is always fulfilled.

## 3.3.10 EBU Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, with Class A2 pins and  $C_{\rm L}$  = 16 pF.

# 3.3.10.1 EBU Asynchronous Timing

Note: For each timing, the accumulated PLL jitter must be added separately.

Table 53 Common Timing Parameters for all Asynchronous Timings

Parameter			Sym	Limit Values		Unit	_
			bol	Min.	Max.		Setting
Pulse width deviation from the ideal		CC	t <sub>a</sub>	-1	1.5	ns	sharp
programmed width due asymmetry, strong drive rise delay - fall delay. $C_{\parallel}$	r mode,			-2	1		medium
AD(24:16) output delay	to ADV rising	CC	t <sub>13</sub>	-5.5	2		_
AD(24:16) output delay	edge, multiplexed read / write	CC	t <sub>14</sub>	-5.5	2		_



3) If the clock feedback is not enabled, the input signals are latched using the internal clock in the same way as for asynchronous access. Thus, t<sub>s</sub>, t<sub>r</sub> and t<sub>s</sub> from the asynchronous timing apply.




Figure 45 EBU Burst Mode Read / Write Access Timing



## Package and Reliability




Figure 56 PG-LQFP-144-24 (Plastic Green Low Profile Quad Flat Package)